# MANAGING 

 POWERELECTRONICS VLSI and DSP-Driven Computer Systems

NAZZARENO ROSSETTI

# MANAGING POWER ELECTRONICS 

## VLSI and DSP-Driven Computer Systems

Dr. Nazzareno Rossetti

Managing Power Electronics

## This Page Intentionally Left Blank

# MANAGING POWER ELECTRONICS 

## VLSI and DSP-Driven Computer Systems

Dr. Nazzareno Rossetti

A JOHN WILEY \& SONS, INC., PUBLICATION

Copyright © 2006 by John Wiley \& Sons, Inc. All rights reserved.

Published by John Wiley \& Sons, Inc., Hoboken, New Jersey.
Published simultaneously in Canada.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 750-4470, or on the web at www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley \& Sons, Inc., 111 River Street, Hoboken, NJ 07030, (201) 748-6011, fax (201) 748-6008, or online at http://www.wiley.com/go/permission.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives or written sales materials. The advice and strategies contained herein may not be suitable for your situation. You should consult with a professional where appropriate. Neither the publisher nor author shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

For general information on our other products and services or for technical support, please contact our Customer Care Department within the United States at (800) 762-2974, outside the United States at (317) 572-3993 or fax (317) 572-4002.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic format. For information about Wiley products, visit our web site at www.wiley.com.

## Library of Congress Cataloging-in-Publication Data:

```
Rossetti, Nazzareno, 1951-
    Managing power electronics : VLSI and DSP-driven computer
    systems / Nazzareno Rossetti.
                p. cm.
            Includes bibliographical references and index.
            ISBN-13 978-0-471-70959-6 (cloth : alk. paper)
            ISBN-10 0-471-70959-X (cloth : alk. paper)
            1. Integrated circuits-Very large scale integration. 2. Semicon-
    ductors. 3. Signal processing-Digital techniques. I. Title.
    II. Title: VLSI and DSP-driven computer systems.
    TK7874.75.R67 2005
    621.381'044-dc22
        2005021296
```

Printed in the United States of America.

To Ash and Ty, my two pearls

## This Page Intentionally Left Blank

## Contents

Foreword ..... xv
Preface. ..... xvii
1 Introduction ..... 1
1.1 Technology Landscape ..... 1
1.2 A Young Industry after All ..... 4
2 Power Management Technologies ..... 9
2.1 Introduction ..... 9
2.2 Integrated Circuits Power Technology: Processing and Packaging ..... 10
Diodes and Bipolar Transistors ..... 10
Metal-Oxide-Semiconductor (MOS) Transistors ..... 15
DMOS Transistors ..... 16
CMOS Transistors ..... 17
Passive Components ..... 17
A Monolithic Process Example ..... 18
Packaging ..... 18
2.3 Discrete Power Technology: Processing and Packaging ..... 20
From Wall to Board ..... 20
Power MOSFET Technology Basics ..... 21
Package Technologies ..... 23
2.4 Ongoing Trends ..... 24
3 Circuits ..... 25
Part I Analog Circuits ..... 26
3.1 Transistors ..... 26
NPN ..... 26
PNP ..... 27
Trans-Conductance ..... 27
Transistor as Transfer-Resistor ..... 28
Transistor Equations ..... 29
MOS versus Bipolar Transistors ..... 30
3.2 Elementary Circuits ..... 32
Current Mirror ..... 32
Current Source ..... 32
Differential Input Stage ..... 33
Differential to Single Input Stage ..... 34
Buffer ..... 35
3.3 Operational Amplifier (Opamp) ..... 35
Inverting and Non-Inverting Inputs ..... 36
Rail to Rail Output Operation ..... 37
CMOS Opamp ..... 37
Opamp Symbol and Configurations ..... 38
DC Open Loop Gain ..... 38
AC Open Loop Gain ..... 39
3.4 Voltage Reference ..... 41
Positive TC of $\Delta \mathrm{V}_{B E}$ ..... 41
Negative TC of $\mathrm{V}_{B E}$ ..... 41
Build a $\Delta V_{B E}$ ..... 42
Building a Voltage Reference ..... 43
Fractional Band-Gap Voltage Reference ..... 44
3.5 Voltage Regulator ..... 46
3.6 Linear versus Switching ..... 48
3.7 Switching Regulators ..... 49
3.8 Buck Converters ..... 49
Switching Regulator Power Train ..... 50
Output Capacitor ..... 52
Electrolytic Capacitors and Transient Response ..... 52
Ceramic Capacitors ..... 53
Losses in the Power Train ..... 55
The Analog Modulator ..... 56
Driver ..... 57
Switching Regulator Block Diagram ..... 58
Switching Regulator Control Loop ..... 58
Input Filter ..... 61
Input Inductor $L_{I N}$ ..... 61
Input Capacitor ..... 62
Current Mode ..... 63
3.9 Flyback Converters ..... 64
Part II Digital Circuits ..... 66
3.10 Logic Functions ..... 67
NAND Gate ..... 67
Set-Reset R Flip-Flop ..... 67
Current Mode with Anti-Bouncing Flip-Flop ..... 68
4 DC-DC Conversion Architectures ..... 71
4.1 Valley Control Architecture ..... 71
Peak and Valley Control Architectures ..... 72
Transient Response of Each System ..... 75
Valley Control with FAN5093 ..... 76
Conclusion ..... 79
4.2 Monolithic Buck Converter ..... 79
A New Design Methodology for Faster Time to Market ..... 79
The Design Cycle ..... 80
The FAN5301 ..... 81
The Behavioral Model ..... 82
Light Load Operation ..... 82
Full Load Operation ..... 83
Over-Current ..... 83
One Shot ..... 83
Comparator ..... 83
Results ..... 84
Timing ..... 86
Conclusion ..... 87
4.3 Active Clamp ..... 87
Introduction ..... 87
Application ..... 88
Test Results ..... 94
Comments ..... 96
4.4 Battery Charging Techniques:New Solutions for Notebook Battery Chargers97
High Efficiency ..... 97
The Smart Battery System ..... 98
Data Conversion ..... 98
Fast Charge ..... 98
Battery Charger System ..... 99
4.5 Digital Power ..... 100
Control Algorithm of Modern Switching Regulators: Analog or Digital? ..... 100
Fast Switchmode Regulators and Digital Control ..... 103
5 Offline (AC-DC) Architectures ..... 107
5.1 Offline Power Architectures ..... 107
Introduction ..... 107
Offline Control ..... 108
PFC Architecture ..... 111
DC-DC Conversion Down to Low Voltage ..... 116
Future Trends ..... 118
5.2 Power AC Adapter: Thermal and Electrical Design ..... 119
Introduction: The Challenge ..... 119
AC Adapter Power Dissipation ..... 119
AC Adapter Case Temperature ..... 120
Active and No-load Operation ..... 121
Development of a Solution ..... 121
Conclusion ..... 124
6 Power Management of Ultraportable Devices ..... 125
6.1 Power Management of Wireless Computing and Communications Devices ..... 125
The Wireless Landscape ..... 125
Power Management Technologies for Wireless ..... 126
Cellular Telephones ..... 127
Wireless Handheld ..... 129
Charge ..... 131
Protection and Fuel Gauging ..... 131
Convergence of Cellular Telephone and Handheld ..... 132
Future Architectures ..... 133
6.2 Power Management in Wireless Telephones:
Subsystem Design Requirements ..... 134
Smart Phone Subsystems ..... 134
Display Board ..... 135
Keypad Board ..... 136
Main Board ..... 136
Battery Pack ..... 137
AC Adapter ..... 138
6.3 Powering Feature-Rich Handsets ..... 139
Growing Complexity and Shrinking Cycle Time ..... 139
Power Management Unit ..... 140
Low Dropouts (LDOs) ..... 141
6.4 More on Power Management Units in Cell Phones ..... 142
Barriers to Up-Integration ..... 143
PMU Building Blocks ..... 143
CPU Regulator ..... 144
Low Dropout Block ..... 145
The Microcontroller ..... 146
The Microcontroller Die ..... 147
Processing Requirements ..... 148
Microcontroller-Driven Illumination System ..... 148
6.5 Color Displays and Cameras Increase Demand on Power Sources and Management ..... 150
Digital Still Camera ..... 151
Camera Phones ..... 152
Power Minimization ..... 155
Untethered Operation ..... 155
7 Computing and Communications Systems ..... 157
7.1 Power Management of Desktop and Notebook Computers ..... 157
Power Management System Solution for aPentium III Desktop System158
Power Management System Solution for Pentium IV Systems (Desktop and Notebook) ..... 160
Desktop Systems ..... 162
Powering the Silver Box ..... 168
Notebook Systems ..... 168
Future Power Trends ..... 173
7.2 Computing and Data Communications Converge at the Point of Load ..... 174
The Proliferation of Power Supplies ..... 174
Telecom Power Distribution ..... 174
Computing Power Distribution ..... 175
Multiphase Buck Converter for POLs and VRMs ..... 176
Conclusion ..... 177
7.3 Efficient Power Management ICs Tailored for DDR-SDRAM Memories ..... 178
Introduction ..... 178
DDR Power Management Architecture ..... 178
Worst Case Current Consumption ..... 179
Average Power Consumption ..... 180
Transient Operation ..... 181
Standby Operation ..... 181
Linear versus Switching ..... 182
Second Generation DDR-DDR2 ..... 182
FAN5236 for DDR and DDR2 Memories ..... 183
Future Trends ..... 185
7.4 Power Management of Digital Set-Top Boxes ..... 185
Set-Top Box Architecture ..... 185
Power Management ..... 186
High Power Set-Top Boxes ..... 186
Low Power Set-Top Boxes ..... 190
Conclusion ..... 192
7.5 Power Conversion for the Data Communications Market ..... 192
Introduction ..... 192
Current Environment with Separate Networks ..... 193
Migration to Converged Voice/Data/Video IP ..... 193
Telecom -48 V DC Power Distribution ..... 193
Datacom AC Power Distribution ..... 194
Conclusion ..... 198
8 Future Directions and Special Topics ..... 199
8.1 Beyond Productivity and Toys: Designing ICs for the Health Care Market ..... 199
8.2 Power Management Protocols Help Save Energy ..... 200
ACPI 201
Motherboard (DC-DC) Voltage Regulators 201
Offline (AC-DC) Voltage Regulators with Power Factor Correction (PFC) ..... 202
Green Power (Energy Management) ..... 203
New Low Power System Requirements ..... 204
Conclusion ..... 205
8.3 Heat Disposal in Electronics Applications ..... 205
Active versus Passive Cooling ..... 205
Limits of Passive Cooling ..... 206
Active Cooling ..... 206
Active Cooling-Yes or No? ..... 207
Active Cooling Implementation ..... 209
8.4 Web Based Design Tools ..... 211
The Tools on the Web ..... 211
8.5 Motor Drivers for Portable Electronic Appliances ..... 213
Introduction ..... 213
Camera Basics ..... 213
Motors and Motor Drivers ..... 214
Driving Implementation ..... 214
Efficiency ..... 216
DSC Power Consumption ..... 216
Conclusion ..... 216
A Fairchild Specifications for FAN5093 ..... 219
B Fairchild Specifications for FAN4803 ..... 237
C Fairchild Specifications for FSD210 and FSD200 ..... 251
D Fairchild Specifications for FAN5307 ..... 271
E Fairchild Specifications for ACE1502 ..... 285
F Fairchild Specifications for FAN5236 ..... 319
G Fairchild Specifications for FAN8702 ..... 341
Glossary ..... 359
Further Reading ..... 371
Index ..... 373

## This Page Intentionally Left Blank

## Foreword

At $\$ 13$ billion and roughly five percent of the total semiconductor market (2004 data) the power semiconductor market is big and growing fast, typically outgrowing the rest of the semiconductor market.

Modern electronic appliances, while exhibiting increasing functionality, are also expected to consume little power, for reasons of portability, thermal performance, and environmental considerations.

This book is an important contribution to the understanding of the many facets of this market, from technology to circuits, electronic appliances, and market forces at work.

The author's broad industry experience built in almost three decades of design, application, and marketing of analog and power management devices is reflected in the breadth of this book. Topics discussed range from fundamentals of semiconductor physics, to analog and digital circuit design and the complex market dynamics driving the semiconductor business. The author displays in this work a unique ability to reduce complex issues to simple concepts. The book makes good reading for the marketing engineer or business hi-tech professional wanting a quick refresh of integrated circuits and power management design, as well as the technologist wanting to expand his market horizons. The timely market and technical information also serves as excellent reference material for students interested in entering the power management field.

Seth R. Sanders, Professor<br>Electrical Engineering and Computer<br>Sciences Department<br>University of California, Berkeley

## This Page Intentionally Left Blank

## Preface

## How to Use This Book

This book discusses state-of-the-art power management techniques of modern electronic appliances relying on such Very Large Scale Integration (VLSI) chips as CPUs and DSPs.

It also covers specific circuit design issues and their implications, including original derivation of important expressions.

This book is geared toward systems and applications, although it also gets into the specific technical aspects of discrete and integrated solutions, like the analysis of circuits within the power chips which power PCs and other modern electronics.

The first half of this book is a good complement to classic semiconductor text books because it deals with the same complex issues in a more conversational way. It avoids completely the use of complex expressions and minimizing the use of formulas to useful ones, that allow us to plug values in and get an actual result.

The second half of the book is a broad review of the modern technology landscape seen through the eyes of the power management engineer, continually challenged by the rising complexity of modern electronic appliances.

## Scope

In this book, power management is covered in its many facets, including semiconductor manufacturing processes, packages, circuits, functions, and systems. The first chapter is a general overview of the semiconductor industry and gives a glimpse of its many accomplishments in a relatively short time. Semiconductor processes and packages are discussed in the second chapter. Great effort has been put here in explaining complex concepts in conversational and intuitive fashion. Chapter 3 is a guided "tour de force" in analog design building from the transistor up to higher level functions and leading to the implementation of a
complete voltage regulator. In chapter 4 we discuss a number of popular DC-DC voltage regulation architectures, each responding to specific requirements demanded by the application at hand. Similarly in chapter 5 we move on to discuss AC-DC architectures for power conversion. After the technical foundation is laid with these first 5 chapters, we move to analyze some of the most popular electronic appliances. In chapter 6 we cover ultra portable appliances such as cellular telephones, Personal Digital Assistants (PDAs) and Digital Still Cameras (DSCs) and discuss the amazing success of these devices and the trend toward convergence leading to smart phones that incorporate PDAs, DSCs, Global Positioning Systems (GPS), Internet appliances and more into one small handheld device. Then in chapter 7 we cover specifically the desktop PC, a resilient device which continues to reinvent itself and defeat the many attempts by competing platforms to make it obsolete. Then we go into portable computing with the notebook PC aspiring to claim the center stage for the coming age of "computing anywhere, anytime." Finally some special power management topics are covered in chapter 8. In closure the appendix section provides more in dept information about parts discussed in the chapters.

## Acknowledgments

Thanks to Fairchild Semiconductor for sponsoring this book, to Portelligent for providing some of the beautiful pictures and to Jim Holt and Steven Park for proofreading chapter 2. And finally thanks to Melissa Parker and Robert Kern of TIPS Technical Publishing for their careful editing and composition.

## About the Author

Reno Rossetti is a published author of technical articles for the major electronics trade magazines, power management developer, mentor, architect, and speaker. He holds a doctorate in electrical engineering from Politecnico of Torino, Italy and a Degree in Business Administration from Bocconi University of Milan, Italy. He has more than 25 years experience in the semiconductors industry, covering integrated circuit design, semiconductor applications and marketing roles. He is currently the director of Strategy for the Integrated Circuits Group at Fairchild Semiconductor, a leading Semiconductor manufacturer providing innovative solutions for power management and power conversion.

Over the years he has designed several innovative power conversion and management solutions for Desktop and Portable System Electronics and CPUs. His patented "Valley Control" architecture (patent issued in
2000) became a leading control architecture powering many generations of voltage regulators controllers for personal computer central processing units (CPUs), He defined and released to production the first "Integrated Power Supply," LM2825, a full power supply, complete with magnetics and capacitors, confined in a standard dip 24 package and produced with standard IC manufacturing packaging technology. This resulted in a reliable and superior power supply with a mean time before failure of 20 million hours and density of $35 \mathrm{~W} / \mathrm{cubic}$ inch. It received several awards, including 1996 product of the year for EETimes and EDN. More recently he has been concerned with and created intellectual property (IP) for advanced power management aspects including application of micro-electro-mechanical (MEM) technologies to power supplies and untethered power distribution systems. Rossetti holds several patents in the field of voltage regulation and power management. His articles and commentaries have appeared in the main electronics magazines in the United States, Europe and Asia (EETimes, Planet Analog, PCIM, etc.).

## This Page Intentionally Left Blank

## Chapter 1

## Introduction

### 1.1 Technology Landscape

Power management is, literally and metaphorically, the hottest area in computing and computing appliances.

In 1965, while working at Fairchild Semiconductor, Gordon Moore predicted that the number of transistors in an integrated circuit would double approximately every two years. Moore's law, as his observation has been dubbed, has so far been the foundation of the business of personal computing and its derivative applications. With its publication in Electronics magazine on April 19 ${ }^{\text {th }}, 1965$, Moore's law was introduced to the world, along with its profound technological, business, and financial implications.

As long as new computers continue to deliver more performanceand Moore's law says they will-people will continue to buy them. Whether people get bored with old technology or simply outgrow it, outdated computers seem to have little value. Hence, people are only willing to pay for the additional value of a new product, compared to the old one, not the value of a product in its entirety. This means consumers want to pay roughly the same price or even less for the new product as for the old. In essence they want the old technology for free and are willing to pay only for the new one.

Financially, building the facilities to produce smaller and smaller transistors requires billions of dollars of investment. For every new generation of chips, the old facility is either scrapped or used to produce some electronics down the food chain. A new facility has to be built
with better foundations, better concrete, and better machinery. Technologically, designing such dense chips is becoming increasingly complex, requiring new tools for simulation, production, and testing.

The combination of financial and technological constraints are such that it takes roughly two years to transition from one chip generation to the next, another interpretation of Moore's law.

Figure $1-1$ shows how one function can be implemented in smaller and smaller chips as the capacity to resolve ever-smaller minimum features improves.


Figure 1-1 Moore's law leads to ever denser chips.
Figure 1-2 shows the progression of Pentium CPUs enabled by Moore's law. Each new CPU requires a specialized voltage regulator module (VRM), accurately specified by Intel. As chips become denser their current consumption rises steadily. With the Pentium IV, a single-phase (1Ф) voltage regulator is no longer sufficient. Recently, aggressive power management techniques inside the CPU, process enhancements like low K dielectrics, copper interconnects, strained silicon, and more recently dual-core CPUs have begun


Figure 1-2 Moore's law delivers new computing platforms.
slowing down the upward spiral of power consumption. Beginning with the Centrino mobile wireless platform, even Intel has come to admit that performance can no longer be identified with clock speed (say a 3 GHz Pentium IV), but with a more global value judgment including speed of task execution, small size, wireless connectivity, and low power consumption.

The pace of such progression greatly escalates the complexity of all modern VLSI (Very Large Scale Integration) circuits, not just the PC CPU. With each transistor releasing more heat at a faster operating speed, the heat released by these complex chips is becoming difficult to handle. The heat problem is compounded by the fact that not only does the CPU get hotter, but so do the chipset, the graphics, and any other chip on the motherboard.

Power consumption containment dictates that each new generation of PC motherboards utilizes increasingly customized voltage regulators for each active load. In Figure 1-3 we show the transition from two voltage regulators for Pentium CPUs up to eight voltage regulators for the Pentium III, which power CPU periphery, the CPU, termination, the clock, memory, north bridge, AGP graphics, and stand-by.

Power management is all about feeding these power-hungry chips the energy they need to function while controlling and disposing of the heat by-product. Power management must progress faster than Moore's law in order to keep the computing business profitable.


Figure 1-3 Next generation motherboards require a higher number of specialized regulators.

### 1.2 A Young Industry after All

Electronic gadgets are such a part of our daily lives that it is hard to believe that the electronics industry as a whole is younger than most baby boomers. This electronics revolution began in 1948 with William Shockley's invention of the solid state transistor and continues unabated at today. The first transistors were made of germanium and it was not until 1954 that silicon became a popular material. The first silicon transistors where built with a photolithographic technique known as the mesa process, a form of contact printing still conceptually at the base of any modern semiconductor process. As the name implies, these early transistors had an irregular surface like a mesa rock formation or a tiered wedding cake if you will. A fundamental step forward was Fairchild Semiconductor's invention of the planar process, in which the surface of the transistor remained flat and the various doping materials were simply diffused inside the silicon wafer surface. In the planar transistor in Figure 1-4 the smaller disk in the center is the emitter contact, lying on top of the second disk, the emitter. The bigger lopsided disk is the base and the lopsided doughnut inside it is the base contact. The collector is the entire dark square making up the rest of the picture. The creation of the planar process was a fundamental step in the creation, also by Fairchild, of the Integrated Circuit (IC), in which many such transistors could be "printed" on a flat silicon wafer. Figure $1-5$ is the first integrated circuit-a set-reset flip-flop logic device.


Figure 1-4 The first planar transistor (1959).


Figure 1-5 The first IC, a Set-Reset Flip-Flop (1961).
The Fairchild chip shown in Figure 1-5, vintage 1961, is $1.8 \mathrm{~mm}^{2}$ and integrates four transistors and five resistors, barely visible under the spidery looking metal layer on the top, that make up the interconnections and contacts to the external world. Consider that in 2005 the dual core Montecito CPU integrates 1.72 billion transistors in $596 \mathrm{~mm}^{2}$. Hence the integrated circuit process goes from a density of two transistors per square millimeter to three million transistors per square millimeter in less than fifty years. From a functional stand-point the next important step is the invention of the operational amplifier, the king of the analog world and a fundamental building block in power management integrated circuits. The first operational amplifier, the uA702, was designed at Fairchild by Robert Widlar. He subsequently designed the uA709 (Figure 1-6). This opamp


Figure 1-6 uA709 is the first operational amplifier of wide use in the industry (1965).
has 14 bipolar transistors and 15 resistors integrated in a 0.6 in $^{2}$ die and at its inception (1965) sold for one hundred dollars. Accounting for inflation, one hundred dollars in 1965 corresponds to six hundred dollars in actual value and that makes the uA709 more glamorous in its own time than a modern Pentium IV. As a corollary and as proof of the longevity of analog products, you can still buy a uA709 today but the price is a small fraction of a dollar.

Figure 1-7 shows the first planar bipolar power transistor incorporating a thin-film emitter resistor process. It was produced at Fairchild. The two identical undulated shapes show the two emitters, the square shape surrounding them is the base, and the dark surrounding area is the collector. The stubs are gold wires bonded to the two emitters and to the base and connecting to the external contact pins. Bipolar power transistors have been the workhorse of the power semiconductor industry for a long time but recently have been almost entirely supplanted by their CMOS counterparts, which are more efficient especially in static operation.

Figure 1-8 shows a modern PowerTrench ${ }^{\mathrm{TM}}$ discrete power transistor by Fairchild. This device integrates ten million cells, or elementary MOSFET transistors, in parallel in a small space yielding very low "on state" resistance. Discrete power MOSFETs like this one, in conjunction with switching regulator controllers, enable the delivery of huge amounts of power with unprecedented levels of efficiency.

Finally a true power management integrated circuit, the RC5051, is shown in Figure 1-9. In 1988 Fairchild's RC5051 pioneered the use of switching regulators in PCs, powering a Pentium II CPU by delivering 17.1 A in performance mode-a hefty amount of current at the time. This IC incorporates on a single die the equivalent of many operational amplifiers plus two driver stages that are hefty enough to drive two external MOSFET


Figure 1-7 First planar power transistor incorporating a thin-film emitter resistor process (1964).


Figure 1-8 A 10 million cells per square inch PowerTrench ${ }^{\mathrm{TM}}$ MOSFET technology (1997).
transistors such as the one in Figure 1-8 in synchronous rectification mode of operation.

As these images have shown, in the last fifty years our semiconductor processes have gained tremendous efficiencies, becoming 1.5 million times denser. It is expected that in 2011 semiconductor technology will be able to resolve 12 nanometers, which is roughly the diameter of a DNA strand and only 100 times the diameter of a hydrogen atom. After that it is


Figure 1-9 RC5051 pioneers the use of switching regulators in PCs, powering a Pentium II CPU in 1998.
widely believed that silicon will run out of steam and new materials will be necessary. A modern CPU, in the class of a Pentium IV, cranks out 3000 Million Instructions Per Second (MIPS) and consumes 100 W , an amount of power already difficult to handle even with the aid of fans and active cooling devices. On the other hand the human brain consumes 20 W and cranks out 100 million MIPS. That makes the brain more efficient than silicon by 165,000 MIPS per Watt. Perhaps this is a clue as to where we should search for a material to come after whatever succeeds silicon.

## Chapter 2

## Power Management Technologies

### 2.1 Introduction

Power management is generally accomplished by a combination of small signal transistors acting as the brain, power transistors acting as solid state switches that control the power flow from the source to the load, and passive components like resistors, capacitors, and inductors, acting as sensing and energy storing elements. A semiconductor integrated circuit can incorporate on a single die a large number of small signal transistors as well as limited values of passive components (resistors, capacitors, and lately even inductors) and power transistors carrying a few Amperes. For larger levels of power, external discrete transistors built with specialized processes are utilized in conjunction with the IC. In this chapter we will see how ICs and discrete transistors require very different methods of fabrication. We will first discuss the integrated circuits typically incorporating the desired power management control algorithm and the process and package technologies utilized for their construction. Subsequently we will discuss the discrete power transistors, called to duty when the power levels cannot be handled monolithically by the integrated circuit, and the process and package technologies utilized for their construction.

### 2.2 Integrated Circuits Power Technology: Processing and Packaging

The power of the integrated circuit process lies in its ability to etch a high number of electrical components on a small silicon die and interconnect them to perform the desired actuation function. The main electrical components on board an IC are

Bipolar NPN transistors
Bipolar PNP transistors
Diodes
CMOS transistors
DMOS transistors
Resistors
Capacitors
The electrical properties of some of these components are discussed in Chapter 3. In this section we will illustrate the physical structure of these components as they are generated on the surface of a silicon die.

## Diodes and Bipolar Transistors

Semiconductor crystals derive their amplification properties from bringing together materials of opposite electrical properties, namely N -type and P type materials.
$N$-type materials are materials that, even if neutrally charged, have an excess of free electrons, or negative charges. In other words these electrons are very weakly tied to their nucleus and hence easy to move around in the form of an electric current.

In homogeneous materials atoms bond together by sharing their outer shell electrons: a kind of holding hands by sharing one electron with a neighbor atom. In the case of silicon (column IV of the Periodic Table of Elements) each atom shares its four outer shell electrons with four neighbor atoms. If we now introduce inside silicon one atom from column V of the Periodic Table of Elements, namely one having five outer shell electrons, this atom will bond with four neighboring silicon atoms but will have an excess of one electron un-bonded or free to move around. As this electron moves around, the foreign atom is left with a positively charged nucleus. Notice that the entire compound is still electrically balanced but the only difference now is that we have an electron that is much easier to
move around. Column V elements like phosphorus (P), arsenic (As), and antimony ( Sb ) are called donor materials because they produce an excess of electrons inside column IV materials like silicon. Similarly if we introduce inside silicon one atom from column III of the Periodic Table of Elements, namely one having three outer shell electrons, this atom will bond with three neighboring silicon atoms but the fourth silicon neighbor will not get an electron. A positively charged 'hole' is created, namely an incomplete bond between two atoms made of one single electron instead of two. Eventually due to thermal agitation this hole will get filled by an electron. This means that the foreign atom has now an extra electron and is left negatively charged, while somewhere out there a silicon atom is missing an electron and is hence positively charged. In other words, the hole is moving freely around the silicon lattice. Column III elements like boron (B), gallium (Ga), indium (In), and aluminum ( Al ) are called acceptor materials because they readily accept an electron from a nearby siliconsilicon bond creating an excess of holes inside silicon.

A material doped with donors, meaning that it has an excess of negatively charged free electrons, is referred to as an $N$-type material, while one doped with acceptors, meaning that it has an excess of positively charged holes, is referred to as a P-type material. An N- and a P-type material brought together will form a junction. The simplest semiconductor element, the rectifying diode in Figure 2-1, is formed by such a junction between a P - and an N -type material. A positive potential applied to the $P$ side will push the excess of holes toward the junction where they will recombine with excess electrons in the N -type material, sustaining a current flow in this "forward" direction. Most of the current in the P region is made by the movement of holes, while most of the current in the N region is created by moving electrons. This device is called bipolar, referring to a conduction mechanism based both on electrons and holes. If a negative potential is applied to the P-material, and a positive one is applied to the N -material, the charges are pushed away from the junction, resulting in zero conduction. The property of passing current only in one direction is the rectifying effect of a diode.

Figure 2-1 illustrates the diode conduction mode, in which a forward bias voltage V pushes a current I through the diode. Notice that the physical current in the wire is made of electrons (represented by negative circles) moving in the opposite direction of the conventionally positive current. Inside the diode the current is made of electrons in the N -material and holes (positive circles) inside the P-materials. The P-to-metal contact (anode) provides a mechanism for exchanging holes in the semiconductor for electrons which can travel in the external circuit.

A diode is a two terminal device, which, in conduction mode, yields from the cathode ( N side) the same amount of current injected from the


Figure 2-1 Diode in conduction mode.
anode ( P side). A diode is a passive device lacking the ability to amplify, or modulate such flow of current.

Amplification requires a third terminal with the ability to modulate the current flow.

If we add a P to the N side of our PN junction, we create a PNP structure. The PNP structure is a three terminal device with two junctions, the PN junction, or emitter-base junction, normally positively biased, and the NP junction, or base collector junction, normally negatively biased. If the intermediate N layer (base) is thin enough and the base-emitter junction is forward biased, a positive charge injected from the emitter can reach the collector without significant recombination in the base. While the charge moves from one side (emitter) to the other (collector), its amount is determined by the magnitude of the positive potential $V_{B E}$ applied to the for-ward-biased base-emitter junction (see Figure 2-2). A small voltage variation in this junction produces a large current variation in the collector. On the other hand, the thin base assures little charge recombination in the base, namely a small current flow in the base, need be supplied in order to sustain a large current flow from the emitter to the collector. Typically a $1 \mu \mathrm{~A}$ current in the base can sustain a $100 \mu \mathrm{~A}$ current flow from emitter to collector, resulting in a gain of 100 from input (base) to output. This is the amplifying effect in a PNP transistor. A PNP transistor moves charges from a positive potential to a grounded (zero potential) load; this is referred to as current sourcing. If the load is at a positive potential then the dual of the PNP, the NPN transistor (see Figure 2-3), will be able to move charges from the positively biased load to ground. As for the diode, the PNP transistor (or its dual, the NPN transistor) is a bipolar device because its conduction mechanism is based on both electrons and holes. For


Figure 2-2 PNP transistor in conduction mode.


Figure 2-3 NPN transistor in conduction mode.
example in the PNP transistor, the bulk of the current flow is made of holes, the majority carriers in emitter and collector but minority carriers in the base. In the base a small percent ( $0.5 \%$ ) of holes recombines with electrons, which are continuously supplied as base current. The base current also sustains a small current of electrons that flows from the base to the emitter (another $0.5 \%$ of the collector current). As explained earlier, a total base current-typically $1 \%$ of the collector current-is necessary to sustain the transistor conduction state.

Figure 2-3 shows the NPN transistor in principle. In reality semiconductor integrated circuits are built in a planar fashion, meaning all the components and their terminal mast will be etched via a lithographic process on the surface of a wafer. Figure $2-4$ shows a realistic construction of an NPN transistor in a modern Bipolar-CMOS-DMOS (BCD) integrated circuit process. Starting with a substrate $\mathrm{P}+$ material offering mechanical support, a layer of lightly doped silicon material is grown (P-EPI for epitaxial or superficial growth). This layer is then doped with donor and acceptor materials, according to the rules explained previously, to produce a device that is both electrically viable and topologically accessible. The emitter (Emitter) and base ( $\mathrm{P}_{\text {WELL }}$ ) diffusions are clearly marked in Figure 2-4. The current flow descends vertically from the emitter through the base into the collector N -material. The collector material is a composite of lightly doped N -material ( $\mathrm{HVN}_{\text {WELL }}$ ) that determines the voltage breakdown characteristics of the device, followed by a heavily doped N material ( $\mathrm{N}_{\mathrm{BL}}$ for N buried layer) which offers a low resistance horizontal path to the collector current. Finally, the stack of N-materials SINK (for sinker), $\mathrm{N}_{\text {WELL }}$, and $\mathrm{N}+$ complete the path in the vertical direction, allowing the current to resurface at the collector (Collector) contact. Finally a protection layer (top layer) is deposed on top of the entire die to prevent contamination.


Figure 2-4 NPN transistor construction.
The PNP transistor is illustrated in Figure 2-5. The bulk of the current flow is horizontal from emitter to collector and the buried sequence of N matierals here is utilized to provide a path for the base current to resurface back to base contact.


Figure 2-5 PNP transistor construction.

## Metal-Oxide-Semiconductor (MOS) Transistors

N-MOS and P-MOS transistors are analogous respectively to NPN and PNP transistors but their conduction mechanism is based completely on one type of carrier: holes for the PMOS and electrons for the NMOS. For the PMOS (Figure 2-6) two P-type regions are separated by one N-type region. Such an N-type region is exposed to a "gate" or plate that can be polarized negatively, attracting the positive charges inside the N -material to the point of forming a conduction channel (enhancement of the channel). Hence the material is enhanced into a P-type for the duration of the applied gate voltage polarization and current can flow between what has become a simple sequence of three P-type materials from the source to the region under the gate to the drain. The gate plate-originally made of metal in older processes, now typically made of polysilicon-is isolated from the semiconductor by a thin layer of oxide material, which explains the name MOS (Meta-Oxide-Semiconductor) transistor. In this structure the gate voltage plays the role of the base current in the bipolar transistor, namely sustaining the transistor current flow. However since enhancement in the PMOS is produced electro-statically, meaning in absence of charge movement, this device has a perfect transfer of current from source (the dual of the emitter in the bipolar transistor) to drain (the dual of the collector in the bipolar transistor). The lack of base current, a net loss in the bipolar transistor, makes these devices valuable in many competing applications.

Figure 2-7 shows the construction of an N -channel MOS transistor with the two N diffusions $(\mathrm{N})$ separated by a P-material ( $\mathrm{P}_{\text {WELL }}$ ) and the


Figure 2-6 PMOS transistor.
gate (Gate) separated from the $P_{\text {WELL }}$ by a thin oxide layer assuring the electrostatic action of depletion. Such a P-type region is exposed to a gate, or plate that can be polarized positively, attracting the negative charges inside the P -material to the point of forming a conduction channel (enhancement of the channel). Hence the material is enhanced into an N type for the duration of the applied gate voltage polarization and current can flow between what has become a simple sequence of three N-type materials from the source to the region under the gate to the drain.


Figure 2-7 NMOS transistor.

## DMOS Transistors

In MOS transistors conductivity rises as the gate length, or separation of source and drain, decreases. Making small openings in the oxide to depose a tiny gate requires expensive machinery and sophisticated lithographic processes. In some instances the problem can be circumvented by produc-
ing a small effective gate length by subsequent diffusion of two opposite materials in a wide opening. In the DMOS in Figure 2-8, (The D stands for double-diffused) a small gate length is obtained by following a deep P diffusion (Source $\mathrm{P}_{\text {DIFF }}$ ) with a shallower N diffusion ( N ). The two materials penetrate with different lengths under the gate area, with the denser P+ traveling farther than the lighter N-matieral. Proper dosage and conditions will create an effective gate (the residual $\mathrm{P}_{\text {DIFF }}$ material not eaten up by the N diffusion) that is much smaller than the drawn gate length. In this structure the current flow proceeds from source, under the gate, and horizontally to the Drain contact. Sinker (SINK) and Buried Layer diffusions here have a protection function (anti-latch action).


Figure 2-8 DMOS N-channel transistor.

## CMOS Transistors

When we connect the source of a PMOS transistor to a positive supply, the source of an NMOS transistor to ground, and we short together the respective gates, we obtain the CMOS, or complementary MOS transistor, an inverting element that is at the foundation of logic design.

## Passive Components

In addition to active components (components that can amplify a signal) like transistors, integrated circuits processes also provide a slew of passive components like resistors, capacitors, and lately even inductors. Figure 2-9 is an example of a resistor, a two-terminal device simply obtained by a long and narrow deposition of an N diffusion material.


Figure $2-9 \quad \mathrm{~N}+$ resistor.

## A Monolithic Process Example

Power management integrated circuits come in different varieties. If we narrow them down to voltage regulators, we still need to distinguish controllers from fully featured voltage regulator ICs that incorporate on die the driver stage and power transistor. Controllers can be designed in every possible process technology, however true monolithic regulators require specialized processes capable of integrating signal and power transistors on board. In this section we will focus on this class of specialized power IC processes.

One such process is the BCD process, capable of integrating bipolar transistors for precision applications, with CMOS for dense signal processing and DMOS for power handling.

Figure 2-10 shows a cross section of a generic low voltage BCD process. It illustrates the power of a monolithic planar process that is able to offer an impressive variety of devices all on the same surface of a die, all obtained at the same time, and with a single construction process. This process is suitable for many applications including motherboard DC-DC voltage regulator applications.

## Packaging

Silicon dies must be enclosed in packages for protection and handling. IC packaging is a very important subject and can be more challenging than the IC design itself. For example, a package that lets moisture in will soon render the chip inside useless. In modern portable applications like cellphone handsets the challenge is often to have a package that is no bigger than the die itself, hence the emerging popularity of chip-scale-package (CSP) like the one illustrated in the upper right corner of Figure 2-11. In high power applications heat dissipation is a crucial issue-the package is


Figure 2-10 Cross section of low voltage BCD process.

| Power Range | R + D Driver | Package |
| :---: | :---: | :---: |
| $<5 \mathrm{~V}, 200 \mathrm{~mA}$ | Wireless |  |
| $<12 \mathrm{~V}, 81 \mathrm{~A}$ |  |  |
| $<30 \mathrm{~V}, 38 \mathrm{~A}$ |  |  |
| $48-60 \mathrm{~V}, 100-10 \mathrm{~A}$ |  |  |
| $600-800 \mathrm{~V}<10 \mathrm{~A}$ | Oflline | (r) |

Figure 2-11 Package options versus target systems.
often the narrow bottleneck through which heat has to escape from the die and hence its thermal resistance has to be minimal like in the TO220 package illustrated in the lower right corner of Figure 2-11. In between we find a slew of package shapes and forms that fit the intended application, delivering proper power, voltage, current, or size characteristics.

### 2.3 Discrete Power Technology: Processing and Packaging

Microprocessors for PCs are at the forefront of the computing industry, leading with huge nano-scale chips built in multi billion dollar fabrication plants. So far, the success of the semiconductor industry has been assured by Moore's law-a concept that underscores the fast-paced dynamic of the industry. However, new chips in smaller footprints are upping the trend for increasing power densities to amazing levels. At every new technology juncture, the CPU becomes denser and hotter. Keeping pace with changing densities, compounded with the need for disposing the resulting heat, is creating more challenges for applications designers.

Providing power from the AC line is also becoming an issue for designers. The number and growth rate of electronic appliances is driving a huge demand for power, prompting concerns for power distribution and energy conservation and spurring a slew of protocols and initiatives aimed at minimizing the waste of power. These requirements are pushing technology advancements beyond the traditional cost-oriented model of minimizing the appliance's Bill of Materials (BOM) to look for new solutions.

At the core of all power management solutions, from the wall to the board, are power transistors. The evolution of discrete semiconductors is essential for supporting Moore's law, and thereby maintaining the industry's healthy growth. Not surprisingly, designing and mass producing costeffective discrete transistors capable of efficiently handling power requires increasingly sophisticated semiconductor processes and packaging.

## From Wall to Board

Electric power is transferred to the CPU in two crucial steps: from the high voltage AC line to an intermediate DC voltage and from there to the low voltage regulator (VR), which is needed to power the CPU. The high voltage "planar technology" transistor underlying this AC-DC conversion must sustain voltages in the $600-700 \mathrm{~V}$ range and few Amperes of current; meanwhile, the low voltage "trench" transistor powering the CPU has to handle a few volts with hundreds of Amperes. Both conversions have to be accomplished with the lowest possible power losses. It stands to reason, then, that such diverse performance requirements are satisfied by two quite different discrete MOSFET transistor technologies, "planar" for high voltage and "trench" for low voltage.

## Power MOSFET Technology Basics

## Conduction Losses

Power MOSFET technologies comprise a number of key elements that impact on-state, or conduction losses. These elements include a substrate to provide mechanical stability, a region used for blocking the drain potential in the off-state, and the conduction channel that provides gate control.

The greatest penalty of on-resistance for high voltage power MOSFETs is found in the epitaxial region. For conventional high voltage devices, the construction requires thick, highly resistive epitaxial material to support the 600 V blocking requirement. For devices below approximately 200 V , this region becomes less significant. Advanced high voltage devices utilize a technique called "charge balance" which is used to reduce conduction loss in the epitaxial region.

With power MOSFETs, the conduction channel resistance is determined by the channel length, the distance through which carriers must flow, and channel width, is the amount of transistor channel that is constructed in parallel. Lower resistance is achieved by increasing the channel width for a given silicon area. Due to the low conduction losses in the epitaxial region of low voltage devices, the channel density is critical for reducing conduction losses.

## Switching Losses

The channel construction technique has a significant impact on the switching performance of a power MOSFET. The amount of polysilicon gate area that overlaps with the epitaxial region, the $\mathrm{N}+$ source diffusions, and the source metal are key design parameters. This area, in conjunction with the thickness of the dielectric materials between these regions, sets parasitic capacitances that must be charged and discharged during each switching event.

## Planar Power MOSFET Technology

The best choice for channel construction for high voltage power MOSFET devices is planar construction, as shown in Figure 2-12. In this type of construction, the polysilicon and the channel are displaced on the horizontal silicon surface of a planar device. Due to the conduction losses in the epitaxial region of high voltage devices, there would be a minimal benefit of a high channel density construction. In addition, low capacitances of the planar channel provide low switching losses. Planar construction, when combined with the charge balance epitaxial structure, provides optimized performance of a high voltage power MOSFET.


Figure 2-12 Planar DMOS transistor cross-section.
An example of this type of planar MOSFET technology is the FCP11N60 SuperFET ${ }^{\text {TM }}$ from Fairchild Semiconductor. This product typifies a new generation of high voltage MOSFET that offers very low onresistance and low gate charge performance. It does this using proprietary technology utilizing the advanced charge balance technique. Such advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate and higher avalanche energy. Consequently, this kind of device is very well suited for various AC-DC power conversion designs using switching mode operation when system miniaturization and higher efficiency is needed. The future holds ongoing improvements in this type of technology for better conduction and switching loss performance.

## Power Trench MOSFET Technology

For a low voltage power MOSFET device, channel conduction is best constructed utilizing a trench channel structure, which is illustrated in Figure 2-13. This construction technique places the polysilicon and channel vertically in the silicon epitaxial region. As a result, the channel density is maximized, providing a significant conduction reduction when compared to a planar device. In addition, low conduction losses per unit area allow the chip size to be reduced, improving switching losses. Also, capacitances are reduced through a careful tailoring of the capacitor dielectric thicknesses. This combination of low resistance and low switching losses of power trench MOSFETs provides the optimal solution for powering the CPU.


Figure 2-13 Trench MOSFET (channel structure).
An example of this technique is the delivery of 74 A continuous ( 93 A peak) without heatsink to Prescott class CPUs using a three-phase buck converter that utilizes planar DMOS discrete transistors in the power stage. In this example the buck converter utilizes devices such as Fairchild's FDD6296 high side MOSFET DPAK (one per phase) and a FDD8896 low side MOSFET DPAK (two per phase), in combination with a FAN5019 PWM controller (one) and a FAN5009 driver (one per phase).

Ongoing changes to these technologies will further enhance both the conduction and switching performance of the existing trench MOSFETs. As a result, the improvements will deliver increasingly better performance.

## Package Technologies

Today, much work is being done to develop low parasitic (i.e., ohmic resistance, wire inductance) packages.

Figure 2-14 shows a power Ball Grid Array (BGA) package capable of delivering unprecedented levels of power thanks to the substitution of the wire bonds solder balls. A surrounding drain frame structure, which dramatically reduces the package resistance and inductance parasitics, is another important benefit of BGA packaging.

For example, in a server application, one BGA-packaged FDZ7064S device on the high side, and two FDZ5047N on the low side, can deliver $40 \mathrm{~A} /$ phase with a power density of $50 \mathrm{~W} / \mathrm{in}^{2}$. Hence, a four-phase implementation can easily deliver 200 A to the CPU.


Figure 2-14 Illustration of a power BGA package.

### 2.4 Ongoing Trends

As wall-to-board power challenges will continue to escalate, MOSFET transistor processing and packaging solutions will continue evolving. A system approach to power distribution will assure the best mix of processes and package technologies for the powering of modern appliances. At the motherboard level (DC-DC conversion), the need to efficiently dispose of the heat in increasingly smaller spaces will continue to drive the need for trench and package technology that offers lower and lower parasitics. At the silver box level (AC-DC conversion), the need to draw efficient power from the AC line will drive future offline architectures toward the use of more planar discrete transistors of increased sophistication in order to support existing and new features like Power Factor Correction (PFC) with fewer overall power losses.

## Chapter 3

## Circuits

Modern circuit design is a "mixed signal" endeavor thanks to the availability of sophisticated process technologies that make available bipolar and CMOS, power and signal, and passive and active components on the same die. It is then up to the circuit designer's creativity and inclination to assemble these components into the analog and/or logic building blocks necessary to develop the intended system on a chip. While the digitalization of traditional analog blocks continues, new analog blocks are invented all the time. Examples of new analog functions are charge-pump voltage regulators, MOSFETs, and LED drivers. A contemporary example of digital technology cutting deep into analog core functions is the digitalization of the frequency compensation in the control loop of switching regulators. In this case while the feat has been accomplished-and it can indeed be exhilarating to move poles and zeros (see glossary) around with a mouse click-it is not clear that the feature of digital frequency compensation, and its associated cost in silicon, is always justified. So while digital technology-circuits and processes-continues to gain ground, analog keeps reinventing itself and rebuilding around a central analog core of functions that is tough to crack. We don't expect to see the digitalization of an analog circuit like the band-gap voltage reference-namely a digital circuit taking the place of the current analog one-happening any time soon. In this section we will discuss a number of analog, digital, bipolar, and CMOS circuits. It would be hopeless to try to report systematically all the building blocks for mixed-signal circuit design, or even just the main ones. Instead we will adopt the technique of "build as you go." With this in mind we will start from the single transistor and build up to some complex functions like linear and switching regulators that are at the core of power conversion and management.

## PartI Analog Circuits

In this section we will discuss some fundamental analog building blocks for power management. We will review quickly the main properties of the elementary components, the transistors, so that we can use them to build elementary circuits like current mirrors and buffer stages. We will then use these elements and circuits to generate the analog building blocks like operational amplifiers and voltage references. Finally we will combine these analog building blocks into functional circuits. Given the subject of this book, not surprisingly, the functions we are interested in are voltage regulators, which are at the center of power distribution and management. The process of assembling elementary electrical components into a fully functional electronic product-namely the system design of an electronic product-can all be implemented on a single die, leading to a monolithic single integrated circuit, or can be spread over many chips, for example a discrete power transistor chip and a controller IC assembled in a module. Modern circuit design, both at the discrete and IC levels, relies on a mix of bipolar and CMOS elements. Power management integrated circuits can now be built on mixed bipolar CMOS and DMOS processes if the level of performance and complexity justifies it. System design will mix and match such ICs with external discrete components that will again range from bipolar to CMOS and DMOS with the selection generally being driven by cost first and performance second.

In the rest of this section we often draw bipolar circuits, but every circuit discussed has its counterpart in CMOS. By substituting the NPN with its CMOS dual, the N-channel MOS transistor, and the PNP with its dual, the P-channel MOS, all the functions discussed in bipolar can be replicated in CMOS.

### 3.1 Transistors

## NPN

The NPN transistor (Figure 3-1) is the king of the traditional bipolar analog integrated circuits world. In fact in the most basic and most cost effective analog IC processes, the chip designer has at its disposal just that; a good NPN transistor. The rest, PNPs, resistors and capacitors are just byproducts, a notch better than parasites. For intuitive, back-of-the-envelope type analysis, it is sufficient to model the transistor mostly in DC, keeping in mind that the bandwidth of such an element is finite. When complexity, like small-signal AC behavior, is added to the model, computing simula-

(a)


E
(b)

Figure 3-1 NPN Transistor (a) symbol and (b) model.
tions should be used since the math quickly becomes hopeless. In Figure 3-1 the NPN transistor is shown with its symbol (a) and its DC model (b). In this component, the current flow enters the collector and base and exits through the emitter. Simply stated, the transistor conducts a collector current $I_{C}$ which is a copy of the base current $I_{B}$ amplified by a factor of beta ( $\beta$ ). It follows that the emitter current $I_{E}$ is one plus beta times the base current. A typical value for the amplification factor is 100 . NPNs have excellent dynamic performance, or bandwidth, measured by their cutoff frequency $\left(f_{T}\right)$; easily above 1 GHz .

## PNP

The PNP transistor (Figure 3-2) is complementary to the NPN, with the current flow entering the emitter and exiting the collector and base, the opposite of what happens in the NPN. Simplicity dictates that PNPs are a by-product of the NPN construction; hence they often have less beta current gain and are slower than NPNs. A typical value for their amplification factor is 50 and their cutoff frequency $\left(f_{T}\right)$, is generally above 1 MHz .

## Trans-Conductance

In addition to current gain, and bandwidth $f_{T}$, another important element of the transistor model is its trans-conductance gain $G_{M}$, namely the amount of current in the emitter as a result of a voltage input in the base-emitter junction. The small signal transistor model in Figures 3-1 and 3-2 shows


Figure 3-2 PNP Transistor (a) symbol and (b) model.
that the base-emitter voltage of a transistor-the infamous 0.7 V roughly constant voltage-is modulated by the resistance $r_{E}$ where

$$
r_{E}=V_{T} / I_{E}
$$

$$
V_{T}=K T / q=26 \mathrm{mV} \text { at ambient temperature of } 25^{\circ} \mathrm{C}
$$

where $K$ is the Boltzman constant, $T$ is the temperature in degrees Kelvin, and $q$ is equal to the electron charge in Coulombs.

It follows then that a small signal voltage $\Delta V$ applied at the transistor base-emitter junction will act solely on the resistor $r_{E}$ and develop a corresponding current $d l$.

$$
d I=\Delta V / r_{E} \rightarrow d I / \Delta V=G_{M}=1 / r_{E}
$$

Therefore, the trans-conductance gain $G_{M}$ is the exact inverse of $r_{E}$. Since we deal more easily with resistors than trans-conductors, we will continue to represent the trans-conductance gain with the resistor $r_{E}$ explicitly drawn in the model or simply implied in the transistor symbol.

## Transistor as Transfer-Resistor

A transistor with 1 mA of emitter current will exhibit an emitter resistance of $26 \mathrm{mV} / 1 \mathrm{~mA}$ or $26 \Omega$ according to Eq. $3-1$. This, as any resistance in an emitter, produces an amplified resistance as seen from the base. In fact staying with this numeric example, an emitter current of 1 mA , in addition to a 26 mV drop in the emitter-base voltage, will produce a base current
variation of approximately $10 \mu \mathrm{~A}$ ( 1 mA divided by an amplification of $\beta+1$ or 101 ). From the base vantage point a 26 mV fluctuation in response to a base current fluctuation of $10 \mu \mathrm{~A}$ is interpreted as a resistance of $26 \mathrm{mV} / 10 \mu \mathrm{~A}=2.6 \mathrm{k} \Omega$ Naturally such transfer of resistance from low in the emitter to high in the base is the property that gives the name transistor or, transfer resistor to the electrical component.

## Transistor Equations

The voltage to current relation in a bipolar transistor follows a logarithmic law given by

$$
V_{B E}=V_{T} \times \ln \left(I / I_{O}\right)
$$

where $V_{T}$ is the thermal voltage and $I_{O}$ is a characteristic current that depends on the specific process. This has some pretty interesting implications; for example, if the transistor from Eq. 3-4 carries a current $x$ times higher, we can write

$$
V_{B E}^{\prime}=V_{T} \times \ln \left(x \times I / I_{O}\right)
$$

The increase in voltage from the factor of $x$ increase in current will be

$$
\Delta V_{B E}=V_{B E}-V_{B E}=V_{T} \times \ln (x)=(k T / q) \ln (x)
$$

Given that $V_{T}=26 \mathrm{mV}$ at ambient temperature, we see easily that doubling the current in a transistor $(x=2)$ will raise its $V_{B E}$ by 18 mV (say from 700 mV to 718 mV ) and a 10 x increase in current will raise the $V_{B E}$ by 60 mV . In gross approximation we can consider the $V_{B E}$ of a transistor constant around 0.7 V , but to be more precise the $V_{B E}$ shifts logarithmically with the current.

The relative insensitivity of the transistor $V_{B E}$ to current variations is exploited in building current sources and voltage references.

Naturally the opposite is true for the current variation as a function of voltage. In fact if we invert the previous equation we have

$$
I=I_{O} \times \exp \left(V_{B E} / V_{T}\right)
$$

which shows that the current varies exponentially with the $V_{B E}$. We already know that a variation of 18 mV on the $V_{B E}$ will double the current in the transistor. For a quick estimate of variations in current due to small voltage variations, we can linearize the exponential law and find that the
current will vary at roughly two percent per millivolt. This strong dependence of current on the $V_{B E}$ explains why the transistor is normally driven with current, not voltage.

This also explains how difficult it is to deal with offsets, or small voltage variations between identical transistors. Two identical transistors biased at the same identical voltage will have their current mismatched with a two percent error if their $V_{B E}$ differs by just 1 mV .

## MOS versus Bipolar Transistors

The dual of bipolar NPN and PNP transistors in CMOS technology are the P-channel and N-channel MOS transistors in Figure 3-3. The general function of the transistors are the same independently as their implementation but there are pros and cons to using both technologies. Generally speaking, the base, the emitter, and the collector in the bipolar transistor are analogous to the gate, source and drain in the MOS transistor, respectively. The bipolar transistors' main problem, which is not present in CMOS, is their need for a base current in order to function. Such current is a net transfer loss from emitter to collector. While the base current is small in small signal operation, in power applications, where the transistor is used as a switch, the base current necessary to keep the transistor on can be very high. This high base current can lead to implementations with very poor efficiency. With the popularity of portable electronics and the need to extend battery life, it is no wonder that CMOS often tends to have the upper hand over bipolar technologies. The advantage of bipolar over CMOS is that it has better trans-conductance gain and better matching, leading to better differential input gain stages and better voltage references. The best performance processes are mixed-mode Bipolar and CMOS (BiCMOS) or Bipolar, CMOS, and DMOS (BCD) processes in which the designer can use the best component for the task at hand.


Figure 3-3 (a) N-channel MOS transistor and (b) P-channel MOS transistor.

The symbols in Figure 3-3 (a) and (b) are an easy-to-draw shorthand clearly mocking the bipolar counterparts of MOS transistors. In the technical literature there is a great proliferation of symbols for the MOS transistor. The most complete symbol is shown in Figure 3-4 (a) and (b) and exhibits a fourth terminal representing the "bulk" connection (typically ground for N -channel and positive supply for P -channel) and a more elaborate representation of the vertical segments representing the gate.


Figure 3-4 (a) N-channel MOS transistor and (b) P-channel MOS transistor complete of "bulk" terminal.

Another popular version is shown in Figure 3-5 (a) and (b): here the arrow is dispensed with and the gate is simplified to look like a capacitor (two parallel lines). In the rest of this book each representation is used at one point or another both because the corresponding material has been generated at different points in time and because variety is a true representation of the industry practice.


Figure 3-5 Alternative symbols for N-channel MOS (a) and P-channel MOS (b).

### 3.2 Elementary Circuits

In this section we will build increasingly complex and thus increasingly functional blocks, leading to some useful power management circuits.

## Current Mirror

Current mirrors are a very common way to implement current sources or active loads. The foundation of a current mirror is the fact that two identical transistors driven by the same $V_{B E}$ will carry identical currents. In Figure 3-6 the two transistors having a gain of $\beta$ are connected in a mirror configuration; namely the same base and same emitter potentials. Such configuration yields a virtually perfect unity gain $I_{O U T} / I_{I N}$ except for the base currents, which introduce a systematic error of $\beta / 2+$. For example for $\beta=100$ the error is roughly two percent.


Figure 3-6 PNP current mirror.

## Current Source

Current sources are a very popular means to set relatively constant bias currents.)

In Figure 3-7 the relatively constant voltage of the $V_{B E}$ of T2 is forced across resistor R and the ensuing current is available at the collector


Figure 3-7 NPN current source.
of T 1 . Suppose that the supply $\mathrm{V}+$ changes from 5 V up to 10 V , the current inside T 2 will roughly double, but its $V_{B E}$ will only increase by 18 mV , say from 0.7 V up to 0.718 V . Accordingly the current $I_{O}$ will increase by $18 \mathrm{mV} / \mathrm{R}$. In conclusion an initial voltage variation of 100 percent results in an error of only $18 \mathrm{mV} / 700 \mathrm{mV}$, or 2.6 percent.

## Differential Input Stage

In Figure 3-8 an NPN differential stage is illustrated.
The following is a calculation of the trans-conductance gain $d I / d V$ of this stage.

$$
\begin{gather*}
d I_{1}=d V / 2 r_{E} \\
r_{E}=V_{T} I_{E}
\end{gather*}
$$

Substituting Eq. 3-9 into Eq. 3-10 we have

$$
d I_{1} / d V=I_{E} / 2 V_{T}
$$

For example with $I_{E}=10 \mu \mathrm{~A}$ we have a trans-conductance $d I / d V=$ $10 \mu \mathrm{~A} / 52 \mathrm{mV}=1 / 5.2 \mathrm{k} \Omega$ Notice that the trans-conductance gain of this stage is a simple linear function of its bias current $I_{E}$.


Figure 3-8 NPN differential stage.

## Differential to Single Input Stage

In Figure 3-9 an NPN differential-to-single stage is illustrated.
The combination of a differential stage and a mirror allows the building of a differential input to single output stage, a fundamental input stage block in operational amplifiers. Thanks to the turn-around effect of the mirror, the gain of this stage is double the one calculated in the previous step.

$$
2 d I / d V=1 / r_{E}=I_{E} / V_{T}=10 \mu \mathrm{~A} / 26 \mathrm{mV}=1 / 2.6 \mathrm{k} \Omega \mathrm{I}
$$



Figure 3-9 NPN differential-to-single stage.

## Buffer

The function of a buffer is to transfer the voltage transparently from its input to its output while increasing dramatically the current drive. A voltage driven transistor, as discussed previously, is an ideal buffer thanks to its property of yielding a current that increases exponentially with the applied voltage. Since an NPN can only source current out of its emitter and a PNP can only sink current into its emitter, if we want to drive a bipolar (source or sink) load, we will have to use both types of transistors in the configuration of Figure 3-10. For example, if the current source $I$ is 0.1 mA and the beta gain of each transistor is 100 , then the buffer can drive a current of $0.1 \mathrm{~mA} \times 100=10 \mathrm{~mA}$.


Figure 3-10 Buffer.

### 3.3 Operational Amplifier (Opamp)

As the name implies, if we finally put together all the elementary blocks above (transistors, current mirrors, current sources, differential stages, and buffers) we finally come to something usable, the operational amplifier.

Figure 3-11 shows a basic opamp essentially composed of three stages: the input differential-to-single stage, the gain stage, and the output buffer stage. The input stage shown here is inverted to the one in

Figure 3-9, namely with respect to the PNP differential pair and NPN mirror (also called active load). The intermediate stage is shown as a simple NPN transistor, and more often will be a full-fledged Darlington stage (two cascaded NPN transistors gaining beta squared, or $\beta^{2}$ ). The output stage is the buffer discussed in the previous section.

## Inverting and Non-Inverting Inputs

The opamp in Figure 3-11 is shown as an open loop. Before closing the loop-connecting the inverting input to the output for negative feed-back- it is a good idea to find out the inverting versus the noninverting input.


Figure 3-11 Bipolar opamp schematic.
The arrows in Figure 3-11 help in determining the input sign; note that an arrow on top of a wire indicates a small signal current flow in that wire while a floating arrow near a node indicates a small voltage signal acting on that node. Applying a positive voltage to the $V_{I N}$ input (and correspondingly a negative one to the $V_{I N^{+}}$) we cause more current flow in the base of T 5 . The collector of T 5 will draw more current, pulling down the buffer input and thus the output. Since the output moves low when $V_{I N^{-}}$moves high, $V_{I N^{-}}$ is indeed the inverting input, as its name seemed to imply at the start.

## Rail to Rail Output Operation

In Figure 3-11 the output cannot get any closer to $V+$ than the sum of the $V_{B E}$ of T 6 and the $V_{C E S A T}$ of the current source ( $V_{C E S A T}$ of T 2 in the current mirror of Figure 3-6 when driven by a constant current $\operatorname{sink} I_{I N}$ is indeed a current source). Similarly, the output cannot get any closer to ground than the sum of the $V_{B E}$ of T 7 and the $V_{C E S A T}$ of T 5 .

In order to have low dropout operation (also referred to as rail to rail output operation) the shorter path between output and $V+$ or ground must be a $V_{\text {CESAT }}$

In Figure 3-12 the principle of output rail-to-rail operation is illustrated. Current mirroring plays a heavy role here: mirrors T5:T7, T8:T9, and T6:T10 with ratios of $1: 6,1: 8$, and $1: 8$ respectively, provide a balanced current bias for the circuit.


Figure 3-12 Low dropout opamp.

## CMOS Opamp

As explained earlier, the bipolar opamp in Figure 3-12 can be easily replicated in CMOS by substituting NPN with N-channel MOS transistors and PNPs with P-channel MOS transistors. In Figure 3-13 transistors T1, T2, and T7 are P-channel and T4 through T6 are N-channel, resulting in a simple CMOS version of an opamp.


Figure 3-13 CMOS opamp schematic.

## Opamp Symbol and Configurations

In Figure 3-14 we have the opamp in some common configurations. Notice how in closed loop configuration the feedback network (RI and R2) sets the forward gain. The same feedback network returns to the input an amount of output signal that is inversely proportional to the gain. The max amount of feedback signal is returned in the case of the unity gain buffer configuration, where all the output signal is returned to the input. From a loop stability standpoint then, the unity gain buffer configuration appears to be the most critical.

## DC Open Loop Gain

The DC gain of the bipolar opamp in Figure 3-11 is calculated as follows: if a small signal $d V_{I N}$ is applied to the input differential $\left(V_{I N^{+}-} V_{I N^{-}}\right)$, the output of this first stage will produce a current equal to $d V_{I N} / r_{E}$. This current drives the base of T 5 , which develops a collector current $\beta_{5}$ times higher. This current is further amplified by T6 (or T7 depending on the polarity of the incoming current) by another factor of $\beta_{6}$. Finally this current is delivered to the load $R_{L}$. Mathematically

$$
d V_{I N} \times\left(1 / r_{E}\right) \times \beta_{5} \times \beta_{6} \times R_{L}=d V_{O U T}
$$



Figure 3-14 Opamp symbol and configurations: (a) inverting, (b) noninverting, and (c) unity gain buffer.
from which, assuming for simplicity the two $\beta$ gains are identical, the open loop DC gain is

$$
G_{D C O L}=d V_{O U T} / d V_{I N}=\beta^{2} \times R_{L} / r_{E}
$$

For example, if $r_{E}$ and $R_{L}$ are both $2.6 \mathrm{k} \Omega\left(r_{E}\right.$ is $2.6 \mathrm{k} \Omega$ at $\left.l_{E}=10 \mu \mathrm{~A}\right)$ and the $\beta$ are both 100 , the open loop gain is 10,000 . This means that to move 1 V at the output only $1 \mathrm{~V} / 10,000(100 \mu \mathrm{~V})$. of signal swing is needed at the input. Commercial products exhibit even higher gains. With differential input variations ( $V_{I N^{+}}-V_{I N^{-}}$) in the order of $\mu \mathrm{V}$, no wonder an opamp may have volts swinging at its output with no appreciable voltage visible at its direct differential inputs. Accordingly, when a non-inverting input is connected to ground-as happens in many configurationsthe inverting pin will appear to be grounded as well. The term "virtual ground" refers to such input.

## AC Open Loop Gain

To be useful, the opamp will be ultimately connected in a closed loop configuration. A closed electrical loop is subject to oscillations or frequency instabilities due to parasitic reactive components (capacitors and inductors) present in each component in the loop and causing phase shifts.

Oscillation occurs in any regenerative closed loop system, especially those in which a signal injected in any point returns with equal or higher amplitude after a circulation (loop gain $\rightarrow 1$ ) and roughly equal phase (low phase margin). Such oscillations are eliminated if the open loop gain is made to be un-regenerative, meaning it assumes a value smaller than unity, at the critical frequency where the parasitic components become active. Intuitively, if an electric signal is cyclically multiplied (in a closed loop circuit) by a factor higher than one, (amplified) its amplitude will continually increase (regenerative loop) leading to self-sustained oscillations. Alternatively, the same signal multiplied cyclically by a factor lower than one (attenuated) will eventually be reduced down to zero (no oscillations). In traditional bipolar design, the most notorious source of phase shift is the PNP with its low $f_{T}$ frequency around 1 MHz . Hence the AC open loop gain needs to be less than unity at that frequency. In that case the system will be stable with $45^{\circ}$ of phase margin or better (stability criterion). In calculating the AC loop gain, we will assume that all the calculations are conducted at approximately the cutoff frequency of 1 MHz as this is the zone of interest for stability. This assumption allows the use of a simplified expression for the elements of the loop gain. At the basis of such circuit analysis simplification is the property that capacitors behave like short circuits (a piece of wire) and inductors behave like open circuits (a wire cut open) at sufficiently high frequencies. The same technique used for calculating the DC gain is applied here, the difference being that at the high frequency chosen for this analysis, the current out of the input stage will bypass the transistor T5 in Figure 3-11. Instead, the current will go through the capacitor $C$, developing at its output a voltage in proportion to its impedance of amplitude $1 / \omega C$ where $\omega=2 \pi f$ is the pulsation frequency. The capacitor then presents this voltage to the output buffer which will pass it unchanged to the opamp output

$$
\begin{gather*}
d V_{I N} \times\left(1 / r_{E}\right) \times 1 /(\omega C)=d V_{O U T} \\
G_{A C O L}=d V_{I N} / d V_{O U T}=1 /\left(\omega C r_{E}\right)=1 /\left(2 \pi f C r_{E}\right)
\end{gather*}
$$

Such gain has to be less than or equal to one at $f=f_{T}$ hence by setting $G_{A C O L}=1$ we have

$$
1=1 /\left(2 \pi f_{T} C r_{E}\right)
$$

from which we can calculate the compensation capacitor

$$
C=1 /\left(2 \pi f_{T^{r}} r_{E}\right)=1 /(2 \times 3.14 \times 1 \mathrm{MHz} \times 2.6 \mathrm{k} \Omega)=61 \mathrm{pF}
$$

This value is in the right ballpark but integrating a 60 pF capacitor may take quite a lot of die space. Since $f_{T}$ is a given parameter, depending on the process at hand, $r_{E}=V_{T} / I_{e}$ ends up being the only parameter to play with. For example if $I_{e}$ is reduced from 10 to $5 \mu \mathrm{~A}, r_{E}$ will double and $C$ can then be reduced to 30 pF .

### 3.4 Voltage Reference

The voltage reference is the last ingredient necessary to build a voltage regulator, otherwise known as the king of power management and power conversion. The most popular voltage references are based on active circuits, like the Widlar circuit which will be the focus of the following section.

## Positive TC of $\Delta \mathbf{V}_{\boldsymbol{B E}}$

From Eq. 3-6

$$
\Delta V_{B E}=V_{T} \times \ln (x)=(k \times T / q) \ln (x)
$$

Taking the derivative with respect to temperature we have

$$
d / d T\left(\Delta V_{B E}\right)=k \times q \times \ln (x)=[(k \times T / q) / T] \ln (x)=\Delta V_{B E} / T
$$

Normalizing to the amplitude of $\Delta V_{B E}$ we have the expression for the incremental temperature variation of $\Delta V_{B E}$

$$
\left(1 / \Delta V_{B E}\right) \times d / d T\left(\Delta V_{B E}\right)=1 / T=1 / 300^{\circ} \mathrm{C}^{-1}
$$

Namely, the $\Delta V_{B E}$ variation in temperature, normalized to its amplitude, is $0.33 \% /{ }^{\circ} \mathrm{C}$ positive. For example if we apply Eq. $3-20$ rewritten as $d / d T\left(\Delta V_{B E}\right)=\Delta V_{B E} / T$, a $\Delta V_{B E}$ of 18 mV will have a temperature variation of $18 \mathrm{~m} / 300=+0.6 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ and a $\Delta V_{B E}$ of 600 mV will have a temperature variation of $600 \mathrm{~m} / 300=+2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$.

## Negative TC of $\mathrm{V}_{\text {BE }}$

The $V_{B E}$ as a well known negative Temperature Coefficient (TC)

$$
d / d T\left(V_{B E}\right)=\left(V_{B E}-V_{B G}\right) / T+3 V_{T} / T=-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}
$$

or in relative terms for $V_{B E}=0.6 \mathrm{~V}$

$$
\left(1 / V_{B E}\right) \times d / d T\left(V_{B E}\right)=-2 \mathrm{mV} / 0.6 \mathrm{~V}=-1 / 300
$$

Comparing Eq. 3-20 with Eq. 3-22 we have

$$
\left(1 / V_{B E}\right) \times d / d T\left(V_{B E}\right)=\left(1 / \Delta V_{B E}\right) \times d / d T\left(\Delta V_{B E}\right)
$$

namely the relative variations of $V_{B E}$ and $\Delta V_{B E}$ are identical in value and opposite in sign. This property is at the basis of the design of temperature independent circuits.

Table 3-1(a) and (b) formulas describe the equal in amplitude and opposite in sign temp behavior of the $V_{B E}$ and $\Delta V_{B E}$. Table 3-1 (c) combines the two formulas into one.

Table 3-1 $\quad V_{B E}$ and $\Delta V_{B E}$ Temperature Dependency

| (a) $\frac{1}{\Delta V_{B E}} \frac{d\left(\Delta V_{B E}\right)}{d T}=\frac{1}{T}=\frac{1}{300}{ }^{\circ} C^{-1}$ |
| :--- |
| (b) $\frac{1}{V_{B E}} \frac{d\left(V_{B E}\right)}{d T}=-\frac{1}{T}=-\frac{1}{300}{ }^{\circ} C^{-1}$ |
| (c) $\frac{1}{\Delta V_{B E}} \frac{d\left(\Delta V_{B E}\right)}{d T}=-\frac{1}{V_{B E}} \frac{d\left(V_{B E}\right)}{d T}$ |

In conclusion, since $\Delta V_{B E}$ and the $V_{B E}$ have opposing behavior in temperature, equal amplitudes of each summed up will always lead to a resulting voltage with null temp coefficient.

## Build a $\Delta V_{B E}$

Now let's see how we can build practical circuits that can mix up $\Delta V_{B E}$ and $V_{B E}$. As a first step, we will build a circuit that behaves like a $\Delta V_{B E}$. To this end, let us repeat for convenience the expression of the $V_{B E}$.

$$
V_{B E}=V_{T} \times \ln \left(I / I_{O}\right)
$$

$I_{O}$ is proportional to the emitter area such that

$$
I_{O}=k A
$$

Hence two transistors of different areas, carrying different currents, will have different values for $V_{B E}$ as follows:

$$
\begin{gather*}
V_{B E}=V_{T} \times \ln (I / k A) \\
V_{B E^{\prime}}=V_{T} \times \ln \left(I / k A^{\prime}\right)
\end{gather*}
$$

And differentiating,

$$
\Delta V_{B E}=V_{B E^{\prime}}-V_{B E}=V_{T} \times \ln \left[(I / I)\left(A^{\prime} / A\right)\right]
$$

Setting $I / I=x$ and substituting into Eq. 3-28 we have

$$
\Delta V_{B E}=V_{T} \times \ln \left(x \times A^{\prime} / A\right)
$$

For example if $A^{\prime} / A=10$ and the two transistors carry the same current $(x=1)$ then $\Delta V_{B E}=26 \mathrm{mV} \times \ln 10=60 \mathrm{mV}$.

In Figure 3-15 the two transistors T 1 and T 2 have the same current $I 1=I 2=100 \mu \mathrm{~A}$, where $I 1$ in T 1 is set by the current source $I$ and $I 2$ is set by the $V_{B E}$ coupling of the two transistors in conjunction with their area ratio $I 2=\Delta V_{B E} / R 2=60 \mathrm{mV} / 600 \Omega=100 \mu \mathrm{~A}$. The voltage across $R 3$ will be $(R 3 / R 2) \times \Delta V_{B E}$ and since $R 3 / R 2$ is $6 \mathrm{k} \Omega / 600 \Omega=10$, the drop across $R 3$ is $10 \times 60 \mathrm{mV}=600 \mathrm{mV}$. This $\Delta V_{B E}{ }^{\prime}$ voltage is actually an amplified $\Delta V_{B E}$ and thus has all the properties of the $\Delta V_{B E}$ including its positive TC.

In conclusion, Figure 3-15 shows a circuit that produces a 600 mV voltage with positive temperature coefficient of $\Delta V_{B E}$.

## Building a Voltage Reference

Adding the $\Delta V_{B E}$ voltage in Figure 3-15 to a proper $V_{B E}$ value-as described later in more detail-should produce a voltage that is invariant to temperature, a reference voltage, fundamental to any servo control mechanism. The result is the circuit in Figure 3-16. It should be intuitive that matching of T1 and T2 is critical and best obtained if the two transistors see (are biased to) the same collector voltage. Since the collector voltage of Tl is equal to its base voltage (base and collector of T 1 are shorted) it follows that the best voltage for collector of T 2 is analogous to $V_{B E 1}$. Since the collector of T 2 is connected to the base of T 3 we will need to make the base-emitter voltage of T3, $V_{B E 3}$, identical to $V_{B E 1}$. By constructing T 3 identical to T 1 and biasing it to the same current value $(100 \mu \mathrm{~A})$, its $V_{B E}$ will indeed be virtually identical to $V_{B E} 1$, fulfilling the above matching criteria.

In Figure 3-16 the $V_{B E}(600 \mathrm{mV})$ of T3 is summed up to the $\Delta V_{B E}{ }^{\prime}$ ( 600 mV ) of resistor R 3 to add up to a temperature invariant voltage of 1.2 V at the $V_{R E F}$ node, namely $V_{R E F}=V_{B E}+\Delta V_{B E}{ }^{\prime}=1.2 \mathrm{~V}$ This $V_{O U T}$ is


Figure 3-15 $\quad \Delta V_{B E}{ }^{\prime}$ circuit.
temperature invariant and its value is equal to the band-gap of the silicon. We can then write that

$$
V_{R E F}=V_{B G}=V_{B E}+\Delta V_{B E}=1.2 \mathrm{~V}
$$

This analysis is correct and a good lead to design voltage references. However it is a bit of an oversimplification. In reality any voltage reference circuit will have some slight dependence on temperature. A plot of $V_{R E F}$ over temperature is slightly curved and that curve will generally exhibit a true $\mathrm{d} V_{\text {OUT }} / d T=0$ at only one temperature point, typically at ambient temperature for a well done design. The circuit in Figure 3-16, yielding a voltage equal to the silicon band-gap is referred to as a bandgap voltage reference. This particular implementation is also called a Widlar voltage reference, after its inventor. A band-gap voltage reference can yield easily TC flatness in the order of $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## Fractional Band-Gap Voltage Reference

Naturally all the terms in Eq. 3-30 can be divided by any number higher or lower than one, leading to voltage references that are correspondingly lower than (fractional) and higher than (multiple) the $V_{B G}$. If $k$ is the dividing factor we can write

$$
V_{R E F}^{\prime}=V_{B G} / k=V_{B E} / k+V_{B E} / k
$$



Figure 3-16 Voltage reference.
For example, for $k=4$ we have

$$
V_{R E F}^{\prime}=V_{B G} / 4=300 \mathrm{mV}=150 \mathrm{mV}+150 \mathrm{mV}
$$

The circuit in Figure 3-16 can be modified easily, like the one in Figure 2-14 to produce a $V_{B E}$ drop of $150 \mathrm{mV}\left(\Delta V_{B E 3} \times \mathrm{R} 2 / \mathrm{R} 4\right)$ and a $\Delta V_{B E}$ drop of $150 \mathrm{mV}\left(V_{B E 1}-V_{B E 2} \times \mathrm{R} 2 / \mathrm{R} 3\right)$. Sum the two drops ( 300 mV drop across R2) and we first come up with a 300 mV fractional band-gap voltage drop floating across $R 2$. Then this drop is shifted down to the output by T 4 (the drop across R 5 is identical to the drop across R2 if T4 and T3 are identically biased). Notice also that here $V_{C C}$ can be as low as 1 V , leaving room for the 300 mV reference, $660 \mathrm{mV} V_{B E 4}$, and some minimum headroom for the current source. For more implementation details see, for example, patent number $4,628,247$ (go to www.uspto.gov and search by the patent number or author name) by this author.


Figure 3-17 Fractional band-gap voltage reference.

### 3.5 Voltage Regulator

The voltage regulator is a circuit that keeps a constant set voltage across its load despite changes in load, temperature, and power supply, among other things. It follows that such a device has to have the temperature properties of a voltage reference, a good driving capability, and flexibility in output setting.

Intuitively, an opamp plus a reference should suffice in building a basic voltage regulator. In Figure 3-18 such a device is shown. However, an opamp is limited in driving capability, generally to a few tens of milliAmps. In order to boost the driving capability, a power pass element like transistor T1 in Figure 3-19 is introduced.

The device in Figure 3-19 is a positive linear voltage regulator. Positive because $V_{O U T}$ is positive (negative voltage regulators are available but are less common) and linear because the pass element transferring current to the load is biased in the linear region, operating in the presence of both high voltage and high current at the same time. When the pass element is operated in switch mode, meaning it is full on during part of the operating cycle and full off for the remainder of the time, we have a switching voltage regulator. As a reminder, full on means that the transistor is in the saturation region with high current conduction and low voltage between the emitter


Figure 3-18 A light-weight voltage regulator.


Figure 3-19 Basic linear voltage regulator.
and collector (for a bipolar pass element). Full off means that the transistor sustains the entire supply voltage without any conduction of current.

There are many variations of the basic configuration in Figure 3-19; including a PNP pass element as opposed to an NPN; in which case the PNP implements a low dropout operation. Other variations include N channel DMOS instead of NPN and P-channel PMOS instead of PNP.

Linear regulators are very popular but they consume a lot of power, as the current transferred to the load also dissipates power inside the pass element biased in the linear region.

The power delivered to the load is

$$
P_{\text {OUT }}=V_{\text {OUT }} \times I
$$

while the power wasted in the pass transistor is

$$
P_{D}=\left(V_{I N}-V_{O U T}\right) \times I
$$

Hence the efficiency $\eta$ is

$$
\eta=P_{\text {OUT }}\left(P_{\text {OUT }}+P_{D}\right)=V_{\text {OUT }} \times I /\left(V_{I N} \times I\right)=V_{\text {OUT }} / V_{I N}
$$

For example, if the output is half the input, half of the power goes to waste. On the other hand if the output is close to the input, this configuration becomes increasingly effective thanks to its simplicity and low noise operation.

### 3.6 Linear versus Switching

Linear circuits are simple and elegant and remain the foundation of analog and digital circuit design. In fact, no matter how digital or logic intensive a circuit is, certain fundamental blocks, like voltage references, remain analog; not just analog but bipolar. So it happens that every time a CMOS designer needs to build a precise band-gap voltage reference he has to dig deep down in the scraps of his arsenal, and pull out the parasitic bipolar transistor as the only means to build a decent voltage reference. However as complexity builds, linear circuits become impractical, consequently at a system level switching circuits tend to prevail. With switching regulators we trade noise for efficiency as these circuits are inherently efficient but also inherently noisy due to their switching nature. In the next section we cover the foundations of switching regulators, the other crucial elements of power conversion and power management.

Generally speaking linear circuits, like opamps, are still hugely popular as general purpose devices as well as building blocks for power management. There is a great variety of opamps, from high speed to low power
to input rail-to-rail and/or output rail-to-rail operation. Another class of linear circuits that is very popular is the Low Drop Out (LDO) linear regulator, which finds broad acceptance in low noise environments like the cell phone handset. As power goes up linear regulators become impractical and end up yielding to switching regulators.

### 3.7 Switching Regulators

There are many types of switching regulators. Here we will cover two main types, the inductor based step down, or buck converter, widely used in low voltage DC to DC conversion and the transformer based flyback converter used in offline AC to DC conversion. The techniques illustrated to analyze these two cases can be utilized to explore any other architecture.

### 3.8 Buck Converters

Switching regulators operate in switch mode, meaning the energy is transferred cyclically to the output-where it is stored in a capacitor-in finite increments (Figure 3-20). In this mode of operation the pass transistor is


Figure 3-20 Switching regulator principle.
full on during the charge transferring part of the operating cycle and full off for the reminder of the cycle time.

Since the pass element is switching between $V_{I N}$ and ground at a clock frequency $f$ with an on time equal to $T_{O N}$, then the waveform at its output is a square wave and the time average over the period $T$ of that voltage waveform ( $V_{I N} \times T_{O N} / T$ ) will become the output DC voltage ( $V_{O U T}$ ) when filtered

$$
V_{I N} \times T_{O N} / T=V_{O U T}
$$

being

$$
T_{O N} / T=D C
$$

where $D C$ is the duty cycle. Finally we have that in this type of switching regulator

$$
V_{O U T}=D C \times V_{I N}
$$

From Eq. 3-35, Eq. 3-36 and being that $T=1 / f$ we have

$$
T_{O N}=D C \times T=V_{O U T} /\left(V_{I N} \times f\right)
$$

We will use this expression later.
Naturally this switching regulator requires a clock for cycling at frequency $f$, and a filter to average the switching waveform at the output; this is normally a second order LC filter with the inductor holding on to the circulating current and the capacitor holding on to the output voltage during the off time. During on-time the partially depleted capacitor's charge is restored. It is clear that even with heavy filtering the output of a switching regulator is inherently rippled, as opposed to the flat output of a linear regulator.

## Switching Regulator Power Train

Figure 3-21 shows a higher level of detail of the output stage, the power train, including the pass transistor T , the diode D , and the LC filter.

In a steady state the average inductor current is equal to the load current. The inductor feeds the load as well as the output storage capacitor through the transistor $T$ during its on time. During this "charge" time, the inductor current $I_{R C H}$ ripples in proportion to

$$
I_{R C H}=\left(V_{I N}-V_{O}\right) \times T_{O N} / L
$$

$I_{R C H}$ is the positively sloped portion of the triangular ripple waveform, corresponding to the charge time $T_{C H}$, also equal to $T_{O N}$ in Figure 3-21. During the off time the inductor current recirculates through the diode D, decaying an amount of

$$
I_{R D I S C H}=V_{O U T} \times\left(T-T_{O N}\right) / L
$$

$I_{\text {RDISCH }}$ is the negatively sloped portion of the triangular ripple waveform, corresponding to the discharge time $T_{D I S}=T-T_{O N}$. Since the


Figure 3-21 Power train.
current ripple waveform is continuous, the amplitude of the two portions of the current ripple must be identical.

$$
I_{R}=\left(V_{I N}-V_{O}\right) \times T_{O N} / L=V_{O U T} \times\left(T-T_{O N}\right) / L
$$

where $I_{R}$ is simply the symbol for the peak-to-peak ripple current. From Eq. 3-40 we find again that

$$
V_{O U T} / V_{I N}=T_{O N} / T=D C
$$

as we had already found with Eq. 3-36.
Actually, if we repeat the analysis accounting for the transistor on dropout $V_{S A T}$, the forward diode drop $V_{D R}$, and the series resistance $R_{E S L}$ of the inductor $L$ we have

$$
D C=\left(V_{O U T}+V_{D I O D E}+V_{E S L}\right) /\left(V_{I N}-V_{S A T}+V_{D I O D E}\right)
$$

where

$$
V_{E S L}=R_{E S L} \times I_{L O A D}
$$

If we substitute Eq. 3-37 in Eq. 3-40 we have

$$
I_{R}=\left(V_{I N}-V_{O}\right) \times\left(V_{\text {OUT }} / V_{I N}\right)[1 /(f \times L)]
$$

Inverting, we have

$$
L=\left(V_{I N}-V_{O}\right) \times\left(V_{O U T} / V_{I N}\right)\left[1 /\left(f \times I_{R}\right)\right]
$$

For example if $V_{I N}=12 \mathrm{~V}, V_{O U T}=1.2 \mathrm{~V}, F=300 \mathrm{kHz}$, and $I_{R}=1 \mathrm{~A}$, we need an inductor of value

$$
L=10.8 \times 0.1 / 300 \mathrm{kHz} \times 1=3.6 \mu \mathrm{H}
$$

## Output Capacitor

In first approximation $V_{O U T}$ can be assumed to be constant. In second approximation the output will exhibit small voltage variations. Since the most significant variation of the output happens during load transients from light to full load or vice versa, the output capacitor is generally sized on the basis of such load transients.

## Electrolytic Capacitors and Transient Response

Electrolytic capacitors are very popular in computing applications due to their low cost. These capacitors have very low cutoff frequency $f_{C}$, a typical value being 1 kHz .

Since $f_{C}$ is, by definition, the frequency at which the capacitor reactance $X_{C}=1 /(2 \pi f C)=E S R$ (Equivalent Series Resistor, the parasitic resistance in series with a capacitor), it follows that at frequency $f_{C}$ we have

$$
X_{C} / E S R=\left(1 / 2 \pi f_{C} C\right) / E S R=1
$$

from which

$$
f_{C}=1 /(2 \pi \times E S R \times C)=1 \mathrm{kHz}
$$

At clock frequencies around 300 kHz , typical of the switching operation, $X_{C}$ will be 300 times smaller than $E S R$ for an electrolytic capacitor. Hence, with electrolytic capacitors the output ripple is mostly due to the product of the capacitor's $E S R$ resistance and the current ripple $I_{R}$.

If we have a 20 A load ( $I_{L O A D}=20 \mathrm{~A}$ ) transient and want a 60 mV ripple, we will need an $E S R$

$$
E S R=V_{R} / I_{L O A D}
$$

or

$$
E S R=60 \mathrm{mV} / 20 \mathrm{~A}=3 \mathrm{~m} \Omega
$$

From Eq. 3-48 we can then calculate the capacitor $C$ :

$$
C=1 /\left(2 \pi \times E S R \times f_{C}\right)=1 /(6.28 \times 3 \mathrm{~m} \times 1 \mathrm{k})=53 \mathrm{mF}
$$

Figure 3-22 illustrates a typical output perturbation in response to a load current step function for a 5 V in, 2 V out system. The drawing illustrates the effects of both the capacitor series resistance ESR and series inductance $E S L$.


```
T1 = load transient time = I/(d/d l})=15\textrm{A}/(30\textrm{A}/\mu\textrm{s})=0.5\mu\textrm{S
T2 = end C CuT discharge time = l/[(V)
T3 = Output recovery time = Esr*/ESA* (d| OuT/d;)
    =90 mV/(18 mV/usec) = 5 \muS
l
\(T T=T 2+T 3=(21) /(\mathrm{d} / / \mathrm{dt})=10 \mu \mathrm{~S}\)
```

$d V c=d Q c / C=(15 \mathrm{~A} / 2) 5 \mu s / 9 \mathrm{~K} \mu \mathrm{~F}=4.2 \mathrm{mC}$ neglectable $V_{\text {ESA }}=6 \mathrm{~ms} 2 \times 15 \mathrm{~A}=90 \mathrm{mV}$
$d V_{\text {OUT }} / \mathrm{dt}=\left(\mathrm{dl}_{\mathrm{OUT}} / \mathrm{dt}\right)^{*} \mathrm{ESR}=(3 \mathrm{~A} / \mu \mathrm{s})^{-6} \mathrm{~ms} 2=18 \mathrm{mV} / \mu \mathrm{S}$
Note in ESP dominated apps verity that $d V c \ll E S R^{*} I \rightarrow C \geqslant d T / 4 C$

Figure 3-22 Loading transient response.

## Ceramic Capacitors

At the opposite end of the capacitor spectrum are ceramic capacitors, characterized by a very low $E S R$, leading to much higher cutoff frequencies, in the order of 200 kHz . The high cost of these capacitors keeps their use to a minimum for fast response until the slower electrolytic capacitors come to bear the transient load. With such low $E S R$, the voltage ripple in a ceramic capacitor $V_{R C}$ is generally due to its capacitive droop.

In a zero to full load transient, while the capacitor starts to supply the load, the current in the inductor builds up at a rate

$$
d I_{L}=\left[\left(V_{I N}-V_{O U T}\right) / L\right] \times d t
$$

until the current equals the load, at which time the capacitor $C$ ceases the depletion and initiates recharge. Hence the depletion time is

$$
T_{D P L}=I_{L O A D} \times L /\left(V_{I N}-V_{O U T}\right)
$$

During this time the depletion charge $Q_{D C}$ is produced by half of the load current since the other half is supplied by the inductor current linear ramp. Hence

$$
Q_{D C}=(1 / 2) I_{L O A D} \times T_{D P L}=(1 / 2) I_{L O A D}^{2} L /\left(V_{I N}-V_{O U T}\right) \quad \text { Eq. } 3-54
$$

it is also

$$
Q_{D C}=C \times V_{D R O O P}
$$

where $V_{D R O O P}$ is the voltage droop across the capacitor corresponding to a $Q_{D C}$ depletion charge. Substituting Eq. 3-54 into Eq. 3-55 we have

$$
C V_{D R O O P}=1 / 2 I_{L O A D}^{2} L /\left(V_{I N}-V_{O U T}\right)
$$

From which

$$
C=(1 / 2) I_{L O A D}^{2} L /\left[\left(V_{I N}-V_{O U T}\right) V_{D R O O P}\right]
$$

For example, if $I_{L O A D}=20 \mathrm{~A}, L=3.6 \mu \mathrm{H}, V_{I N}=12 \mathrm{~V}, V_{O U T}=1.2 \mathrm{~V}$, and $V_{D R O O P}=60 \mathrm{mV}$, we have

$$
C=0.5 \times 400 \times 3.6 \mathrm{uH} / 10.8 \times 60 \mathrm{mV}=1.1 \mathrm{mF}
$$

We can now calculate the corresponding $E S R$ for a $1,100 \mu \mathrm{~F}$ ceramic capacitor

$$
\begin{gather*}
1 /(2 \pi \times 200 \mathrm{kHz} \times C)=E S R \\
E S R=1 / 6.28 \times 200 \mathrm{kHz} \times 1.1 \mathrm{mF}=0.72 \mathrm{~m} \Omega
\end{gather*}
$$

Eq. 3-60
In conclusion the same 20 A load requires 53 mF electrolytic capacitors or just 1.1 mF ceramics. Based on cost, electrolytic is the way to go in this case as 1.1 mF ceramics would definitely be more expensive than 53 mF electrolytics.

It is more likely that using ceramics would raise the clock frequency $f$ considerably, leading to a smaller inductor and hence to a smaller value of $C$. The price for raising the frequency is an increase in switching losses.

## Losses in the Power Train

Ohmic Losses

| MOSFET $R_{\text {DSON }}$ high side | $I^{2} R_{\text {DSON }} \times D C$ | Eq. 3-61 |
| :--- | :---: | :---: |
| MOSFET $R_{\text {OSON }}$ low side | $I^{2} R_{\text {DSON }} \times(1-D C)$ | Eq. 3-62 |
| Sense resistor (in series with L$)$ | $I^{2} R_{\text {SENSE }}$ | Eq. 3-63 |
| Output inductor | $I^{2} R_{\text {OUTIND }}$ | Eq. 3-64 |
| Input inductor | $I^{2}{ }_{\text {RMS }} R_{\text {ININD }}$ | Eq. 3-65 |
| Input capacitor | $I^{2}{ }_{\text {RMS }} R_{\text {INESR }}$ | Eq. 3-66 |

Dynamic Losses

| Output switching | $\left(V_{I N} \times I / 2\right)\left(t_{R}+t_{F}\right) \times f_{C K}$ Eq. 3-67 |
| :--- | :---: |
| Gate drive | $Q_{G} \times V_{G} \times f_{C K}$ |

IC Losses

| Controller | $V_{I N} \times I_{\text {BIASCT }}$ | Eq. 3-69 |
| :--- | :---: | :---: |
| Driver | $V_{I N} \times I_{B I S D R}$ | Eq. 3-70 |

The previous formulas give us an idea of the main sources of loss and help estimate their relative weight; accordingly they should help the designer pick the right passive and active components depending on his or her cost versus performance trade-off objectives. Even with all these losses the switching regulator is an inherently efficient device. When it comes to discrete transistor elements the right piece of silicon must also be selected in conjunction with the right package, as the same power dissipation in a smaller package can lead to unacceptable case and or junction temperatures. Figure 3-23 shows the detail of the switching losses. Notice how the low side driver operates in quasi-zero voltage switching. This transistor carries the current load for most of the time in applications with low duty cycle (very common in computing). For these reasons this transistor is optimized for ohmic losses, as opposed to switching behavior. Likewise, the high side transistor Q1 carries current for a small time in application with low duty cycle, while it is subject to full switching swing.

Not surprisingly then, this transistor is optimized for switching performance, as opposed to ohmic.

Due to their different duties, high side and low side MOSFETs are substantially different technologically, so much so that a semiconductor company may often be leading in high side technology while lagging in low side technology or vice-versa.


Figure 3-23 Illustration of switching losses.

## The Analog Modulator

At the heart of the control scheme of a classic switching regulator is the analog modulator, of which one typical implementation is shown in Figure 3-24. The analog modulator is essentially a comparator, having a linear waveform $V_{T}$ at its positive input.

From Figure 3-24 we can see graphically that the error voltage $V$ explores the periodic piecewise-linear (saw-tooth) modulation waveform $V_{T}$ in such a way that when $V$ is entirely below $V_{T}$, the output $V_{O C}$ is all positive ( 100 percent duty cycle or, $V_{O C}=V_{I N}$ ) and vice versa, when $V$ is entirely at the top of $V_{T}$, the output $V_{O C}$ is low ( 0 percent duty cycle or, $V_{O C}=0$ ). The picture illustrates an intermediate case with an intermediate duty cycle, yielding a square wave $V_{O C}$ switching between zero and $V_{I N}$. Hence the average output voltage varies linearly from 0 to $V_{I N}$ while the error voltage $V_{\varepsilon}$ covers the entire $V_{T P P}$ excursion. Mathematically the input to output transfer function of this block will be

$$
A_{V M}=V_{O C} / V_{\varepsilon}=V_{I N} / V_{T P P}
$$

where $A_{V M}$ represents the linear gain of the modulator, $V_{O C} V_{\varepsilon}$ is the expression of such gain as a function of the input signal $V_{\varepsilon}$ and the output signal $V_{O C}$, and $V_{I N} / V_{T P P}$ is its value. For example, if the amplitude of the triangular waveform is $V_{T P P}=1 \mathrm{~V}$ and the power supply voltage is $V_{I N}=$ 12 V , then the modulator gain $A_{V M}=12$. Notice how such gain is a function of the power supply, hence, the same block used in a 5 V application will gain less than in a 12 V application (5/12 times less in fact or $A_{V M}=5$ ).


Figure 3-24 Analog modulator.

## Driver

The type of driver described here has a function similar to the buffer stage shown in Figure 3-10, but it is suitable to use in a switching application where the signal to the buffer is large, swinging from ground to $V_{I N}$ and the output stage works in the saturation region.

In Figure 3-25 the clock $C K$ signal drives through the $I$ and $2 I$ current sources the buffer T1/T2. In the illustration of Figure 3-25 the clock opens or closes the switch $C K$. When the switch is closed the net current at the shorted gates of T1 and T2 is a sinking current of value $I$ $\left(2 I_{\text {SINK }}-I_{\text {SOURCE }}=I_{\text {SINK }}\right)$. Such sink current $I_{\text {SINK }}$, will drive off T1 and on T2, producing a low output at the node $V_{D R O}$, which will be at a potential just above $V_{S W}$. Alternatively, with $C K$ off, the net current at the shorted gates of T1 and T2 is a source current which will drive off T2 and on T 1 , producing a high output (node $V_{D R O}$ ), which will be at a potential just below $V_{C H P}$ In turn the $\mathrm{T} 1 / \mathrm{T} 2$ buffer output (node $V_{D R O}$ ) turns the high side transistor $T_{H S}$ on and off. When $V_{S W}$ is low (say zero voltage), the capacitor $C$ is charged to $V_{I N}$ by the diode D . In the next phase, when $V_{S W}$ goes high (approximately $V_{I N}$ ), the node $V_{C H P}$ goes to roughly $2 \times V_{I N}$, providing the necessary headroom for transistor $T_{H S}$ to turn on. The action of biasing the node $V_{C H P}$ above $V_{I N}$ via the capacitor/diode $\mathrm{C} / \mathrm{D}$ action is referred to as charge pumping.


Figure 3-25 Driver stage.

## Switching Regulator Block Diagram

In Figure 3-26 we have the entire switching regulator complete with power train, driver and control loop. The output voltage $V_{O U T}$ is sensed via the divider R1/R2 and compared to the reference voltage $V_{R E F}$. The $G_{M}$ amplified difference of these two signals ( $V$ ) drives the modulator, which has a square wave output that is buffered and reproduced to the intermediate output node $V_{S W}$. The LC filter yields the average of this square wave to the final output node $V_{\text {OUT }}$.

## Switching Regulator Control Loop

In this section we add some math to the concepts discussed intuitively in the previous sections, arriving at a formula for stability of the control loop. In order to calculate the loop gain, we open the loop as indicated in Figure 3-27, inject a small signal $d V_{I}$ at one end of the loop and follow it to the other end; multiplying the input signal by the gain of the block in front of it moves the signal forward. Using this technique at the other end of the loop we obtain the returning signal $V_{R}$.

We have

$$
d V_{I} \times\left(G_{M}\right) \times Z_{C O M P} \times A_{V M} \times A_{L C} \times \alpha=d V_{R}
$$



Figure 3-26 Switching regulator block diagram.


Figure 3-27 Switching regulator principle.
where

$$
\begin{gather*}
Z_{C O M P}=\left(1+p R_{C} C_{C}\right) / p C_{C} \\
A_{V M}=V_{C T} / V_{I N}
\end{gather*}
$$

$A_{L C}=(1+p C \times E S R) /\left(1+p^{2} L C\right)$ (double pole approximation) Eq. 3-75

$$
\alpha=R 2 /(R 1+R 2)
$$

Hence
where the expression of $A_{V}$ is

$$
A_{V}=R_{C} G_{M}\left(V_{I N} / V_{C T}\right) \times \alpha
$$

is the mesa gain (the Bode plot in Figure 3-28 explains the name of this parameter).

Notice how we have a system with one pole in the origin $1 / p C$, two coincident poles $1 /\left(1+p^{2} L C\right)$ and two zeros $\left(1+p R_{C} C_{C}\right)$ and $(1+p C \times E S R)$.

The graph in Figure 3-28 shows the placement of all the poles and zeros. The crossover of the Bode plot with the horizontal axis is the system bandwidth $f_{B W}$. The double pole position in the Bode plot space is uniquely defined by the coordinates ( $A_{V}, f_{p L C}$ ). The move from this coordinate to the coordinate of the next zero $\left[f_{Z E S R}, A_{V} /\left(f_{Z E S R} / f_{p L C}\right)^{2}\right]$ is simply dictated by the double slope decay associated with the double pole. Similarly, the crossover coordinate ( $1, f_{B W}$ ) is determined by the single final pole slope.


Figure 3-28 Bode plot of the switching regulator loop.
Now we simplify Eq. 3-77 as at the crossover frequency we can neglect 1 in the $\left(1+p R_{X} C_{X}\right)$ expressions and enter $A O L=1$ at $p=j \omega=$ $j 2 \pi f_{B W}$ obtaining the value for $\mathrm{A}_{V}$

$$
A_{V}=2 \pi f_{B W} \times L / E S R
$$

For example if $C=53 \mathrm{mF}, E S R=3 \mathrm{~m} \Omega$ (from voltage ripple constraints), $L=3.6 \mu \mathrm{H}$ (from current ripple constraints), and $f_{B W}=30 \mathrm{kHz}$ from dynamic constraints, from Eq. 3-79 we will need a mesa gain of

$$
A_{V}=6.28 \times 30 \mathrm{kHz} \times 3.6 \mu \mathrm{H} / 3 \mathrm{~m} \Omega=226
$$

We know the $E S R$ zero to be at 1 kHz

$$
f_{\text {ZESR }}=1 \mathrm{kHz}
$$

and

$$
f_{p L C}=1 / 2 \pi(L C)^{1 / 2}=1 / 6.28 \times 4.3 \times 10^{-4}=10000 / 27=370 \mathrm{~Hz} \text { Eq. } 3-82
$$

Now from Eq. 3-78

$$
A_{V}=R_{C} G_{M}\left(V_{I N} / V_{C T}\right) \times \alpha=226
$$

and given $V_{I N}=12 \mathrm{~V}, V C T=1 \mathrm{~V}, \alpha=1$, and $G_{M}=26 \mu \mathrm{~A} / 26 \mathrm{mV}=1 / 1 \mathrm{k} \Omega$ we have

$$
R_{C}=226 \times 1 \mathrm{k} \Omega / 12=19 \mathrm{k} \Omega
$$

Now from

$$
f_{Z C}=1 / 2 \pi R_{C} C_{C}
$$

setting $f_{Z C}$ at 37 Hz (10x below the $L C$ double pole) we have

$$
C_{C}=1 / 6.28 \times 19 \mathrm{k} \Omega \times 37=0.22 \mu \mathrm{~F}=220 \mathrm{nF}
$$

And so all the main parameters of the control loop are set.

## Input Filter

The input current is chopped as indicated in Figure 3-29 so it will need some input filtering.

## Input Inductor $L_{I N}$

Assuming that at the input we need a current smoothed down to $0.1 \mathrm{~A} / \mu \mathrm{s}$ with an input voltage ripple of 0.5 V , we have

$$
\begin{gather*}
d V=0.5 \mathrm{~V} \\
d I / d t=0.1 \mathrm{~A} / \mu \mathrm{s}
\end{gather*}
$$

Eq. 3-88


Figure 3-29 Input filter.
and from

$$
\begin{gather*}
L_{I N} \times d I / d t=d V \\
L_{I N}=0.5 \mathrm{~V} /(0.1 \mathrm{~A} / \mu \mathrm{s})=5 \mu \mathrm{H}
\end{gather*}
$$

## Input Capacitor

$$
\begin{array}{rlrl}
I & =20 \mathrm{~A} & \text { Eq. } 3-91 \\
d I / d t & =0.1 \mathrm{~A} / \mu \mathrm{s} & & \text { Eq. } 3-92
\end{array}
$$

hence the time to build up 20 A in the inductor is, from Eq. 3-89

$$
d T=20 \mathrm{~A} /(0.1 \mathrm{~A} / \mu \mathrm{s})=200 \mu \mathrm{~s}
$$

From the formula

$$
C_{I N} \times d V / d t=I
$$

Knowing that

$$
\begin{array}{cc}
d V / d t=0.5 \mathrm{~V} / 200 \mu \mathrm{~s}=2.5 \mathrm{~V} / \mathrm{ms} & \text { Eq. } 3-95 \\
C=20 \mathrm{~A} /(2.5 \mathrm{~V} / \mathrm{ms})=8 \mathrm{mF} & \text { Eq. } 3-96
\end{array}
$$

This capacitor has to sustain an RMS current defined as a function of the DC and peak current as follows:

$$
I_{R M S}=I\left(D C-D C^{2}\right)^{1 / 2}
$$

from which

$$
I_{R M S}=20(0.1-0.01)^{1 / 2}=20 \times 0.09^{1 / 2}=20 \times 0.3=6 \mathrm{~A} \quad \text { Eq. } 3-98
$$

It is important to select the input capacitor capable of carrying the calculated RMS current.

## Current Mode

So far we have analyzed control schemes based on a single control loop, the voltage control loop setting the output voltage. In any regulator when the output is low-say at start-up-the pass transistor will keep charging the output capacitor via the inductor until the output reaches final value. During this phase the voltage across the inductor is $V_{I N}-V_{O U T}$ and the current is building in the inductor at a rate $\left[\left(V_{I N}-V_{O U T}\right) / L\right] \times t$. If this phase lasts too long, the current build up inside the inductor can be excessive. One way to control such build up is cycle-by-cycle current control using a secondary current control loop nested inside the primary voltage control loop. In the current control loop illustration in Figure 3-30 the current in the inductor is limited to $V / R_{D S O N}$.


Figure 3-30 Current mode illustration.
Another interesting outcome is that now the entire block from the $V$ voltage node to the $I_{L}$ current node (inductor current) becomes a simple trans-conductance block with a transfer function that is simply $1 / R_{D S O N}$

$$
I_{L} / V=1 / R_{D S O N}
$$

It follows that from a small signal analysis stand point, the inductor effect in the loop is effectively bypassed; the open loop gain loses the LC double pole and is left with only the $C_{\text {OUT }}$ single pole. In this case the expression of the open loop gain becomes

$$
A O L=A_{V} /\left(p C \times R_{D S O N}\right)
$$

This is a very simple expression compared to Eq. 3-77. A more complicated circuit yields a simpler transfer function! It follows that in principle a current mode regulator should be easier to compensate compared to a plain voltage mode control loop.

In this section we have covered some fundamental aspects of switching regulators and some general techniques for their analysis. With the tools provided we should be able to pick a PWM controller and match it to the power train and compensation elements. With this foundation the reader can venture into more complex aspects of circuital architecture including

- leading and trailing edge modulation
- valley and peak current control
- PWM versus PFM versus hysteretic control

Some of these aspects are discussed in the following chapters. For other aspects not covered here the reader should refer to the references in the further reading section at the end of this book.

### 3.9 Flyback Converters

Figure 3-31 shows a simplified block diagram of a flyback converter power train. In this voltage mode flyback architecture the energy is stored in the transformer when the switch SW is on and transferred to the load when the switch is off.

The use of a transformer with a turns ration of $\mathrm{n}: 1$ allows a lot of freedom as far as input versus output value setting. In a flyback converter the transformer stores energy during the on time of the SW1 transistor. The inductor windings are coupled in such a way (opposite windings as indicated by the dots on each transformer winding) that voltage on the two windings are of the opposite sign. This arrangement, coupled with the placement of diode D (we will approximate the forward drop of the diode to zero), is such that when current flows in the primary winding, it cannot flow in the secondary. Accordingly the energy associated with the primary current cannot be transferred to the secondary and it is stored in the transformer air gap. When the switch is open, the current ceases to circulate in the primary and the energy stored in the transformer gap releases via a current in the secondary. If the voltage on the secondary is $V_{O U T}$ (assured by the control loop not shown here) then this voltage will reflect back on the primary via the turns ration, hence the voltage across the transformer primary will be $-n V_{O}$. This voltage subtracts to $V_{I N}$ so that the final voltage across the open switch SW during the off phase is

$$
V_{S W}=V_{I N}-\left(-n V_{O}\right)=V_{I N}+n V_{O}
$$

This observation is important because the switch SW is most likely going to be a DMOS transistor and its voltage rating will have to be


Figure 3-31 Flyback converter simplified block diagram and waveforms.
selected to be safely above $V_{I N}+n V_{O}$. On the secondary side, the average of the secondary current waveform $I_{R}$ is the load current. The picture shows the case of light load, with secondary current reaching zero when the primary switch SW is still off. In the absence of current on the secondary there is no voltage on the secondary and no reflected voltage on the primary side, hence during this time interval the voltage across the primary winding is zero and the voltage across the switch SW is simply $V_{I N}$.

The control loop and its analysis techniques are similar to the one discussed for the buck converter and will not be repeated here.

The other advantage of the transformer, besides input-to-output voltage ratioing, is isolation. In high voltage applications isolation is mandatory not only in the forward path, but also in the feedback path. For this reason transformers in the forward path are a must in offline applications, while in the feedback path often opto-couplers (Figure 3-32) are utilized for signal isolation. In an opto-coupler the photo-diode emits light proportionally to its bias current. A portion of this light hits the corresponding phototransistor which in turn produces a current variation proportional to the incoming light. Since the coupling mechanism is based on light, the opto-coupler works with AC as well as DC feedback signals. In the following chapters we will encounter a few examples of such isolated architectures.

A conventional transformer is called to transfer energy, not store it, so it does not normally have an air gap, which is the place where energy is stored. In the flyback configuration, the transformer is hybridized to have an air gap and store energy as discussed earlier. For this reason this "transformer" is also referred to as a "coupled inductor" since the two windings, due to the energy storage twist, act essentially like inductors. Figure 3-33 is a nice illustration of the transformer ferrite core and its energy storage air gap.


Figure 3-32 Symbol of opto-coupler.


Figure 3-33 Gapped transformer illustration.
As with non-isolated converters, there is a long list of isolated converter architectures as well. We will encounter some of these architectures in the next chapters. For a more systematic treatment of these architectures the reader can refer to the provided references.

## Part II Digital Circuits

In this section we will discuss some fundamental digital building blocks for power management. We will quickly review the main properties of the elementary components, the logic gates, so that we can use them to build higher level functions like flip-flops, shift registers, and communications input and output functions. There are many good reasons to mix analog and digital circuits. Soon we will see an example where adding a flip-flop to an analog regulation loop improves the noise insensitivity of the circuit.

Today's power management devices are often externally driven by a central processing unit. In order to interface with such CPUs, power management chips may include on board some or all of the logic elements mentioned above in the form of input-output communications cells. Finally digitalization of power, as will be discussed in detail later, is another reason for a mixed analog and digital approach to power management.

### 3.10 Logic Functions

## NAND Gate

In Figure 3-34 we have a fundamental logic block, the NAND gate with its symbol, CMOS implementation, and truth table, the equivalent of the input to output transfer function we have for an analog block. The truth table can be easily proven by exercising it on the CMOS implementation schematic.

(a)

$$
C=\overline{A * B}
$$

(c)

(b)

Figure 3-34 Logic NAND gate (a) symbol, (b) CMOS implementation, and (c) truth table.

## Set-Reset R Flip-Flop

In Figure 3-35 we have put to use the NAND gates to build a Set-Reset Flip-Flop, or to be more precise, a Set\#-Reset\# one (\# stands for the negation bar), the most elementary memory cell. In the truth table M stands for the memory state; when Set\# = Reset\# = 1 the output stays in the previous state. Naturally one inverter in front of each input will produce a Set-Reset Flip-Flop with the table shown in Figure 3-36.

(a)

(b)

Figure 3-35 Set\#-Reset\# Flip-Flop (a) logic schematic and (b) truth table.

(a)

(b)

Figure 3-36 Set-Reset Flip-Flop (a) symbol and (b) truth table.

## Current Mode with Anti-Bouncing Flip-Flop

In Figure 3-37 we have put to use the Set-Reset Flip-Flop by inserting it into the current mode voltage control loop from Figure 3-30. The circuit in Figure 3-30 is subject to noise as the comparator can be triggered by any noise spike at any time. By inserting the flip-flop in the loop we create
a synchronous system that is insensitive to noise. In fact, from Figure 3-37 and the table in Figure 3-36(b) we see that once reset is triggered (a spike to one and back to zero) the flip-flop is in a memory state until the next set spike. Hence a new charging cycle cannot be initiated by false triggering of the comparator.


Figure 3-37 Current control with anti-bounce Set-Reset Flip-Flop.

## This Page Intentionally Left Blank

## Chapter 4

## DC-DC Conversion Architectures

In the first two sections of this chapter, we will discuss in detail two buck converter cases. The first case is a high current buck converter for desktop, handling high current and thus requiring external power MOSFET transistors. The emphasis here will be on the advantages of a specific architecture for this application, called valley control. The second case is a low current buck converter for ultraportable applications. For such low power applications, the power transistors are integrated on board. In this case, the emphasis is on the design methodology and fast time to market. In the third section we will discuss the active clamp, a method to deliver instantaneous power to the load bypassing the output filter. This method is advantageous because the filter slows down the response of a regular buck converter regardless of the speed of the front end silicon. In the fourth section we will discuss battery charger system architecture for notebooks. Finally in the fifth section we will cover the subject of digital power, a new trend of implementing power with digital techniques in place of traditional analog ones.

### 4.1 Valley Control Architecture

Modern CPUs require very low voltage of operation ( 1.5 V and below) and very high currents (up to 100 A ). Such power comes more and more frequently from the silver box, a power supply device typically used inside a desktop PC box that provides all the necessary offline power to the PC electronics. With a buck converter, this application results in very low duty cycle, on the order of $0.1 \mathrm{~V} / \mathrm{V}$, which stretches the limit of
performance of the conventional peak current-mode control architecture. The proposed valley control technique brings new life to the buck converter application, allowing it to meet present day specifications more easily as well as remain a viable solution in the future.

## Peak and Valley Control Architectures

This section describes the two different architectures illustrated in Figure 4-1.

## Peak Current-Mode Control Based on Trailing Edge Modulation

In normal closed-loop operation, the error amplifier forces $V_{O U T}$ to equal $V_{R E F}$ at its input, while at its output the voltage $V_{\mathcal{E}}$ is compared to the high side MOSFET current ( $I_{L}$ ) multiplied by $R_{D S O N}$ (on resistance of the DMOS). When $I_{L} \times R_{D S O N}$ exceeds the error voltage, the PWM comparator flips high, resetting the flip-flop and consequently terminating the charge phase by turning off the high side driver and initiating the discharge phase by turning on the low side driver. The discharge phase continues until the next clock pulse sets the flip-flop, initiating a new charging phase.

## Valley Current-Mode Control Based on Leading Edge Modulation

Valley current-mode control operation mirrors that of peak current-mode control, but it has significant advantages. In normal closed-loop operation, the error amplifier forces $V_{O U T}$ to equal $V_{R E F}$ at its input, while at its output its voltage $V_{\mathcal{E}}$ is compared to the low side MOSFET current ( $I_{L}$ ) times $R_{D S O N}$ (notice that in the previous case $V_{\mathcal{E}}$ is compared to the high side MOSFET current). When $I_{L} \times R_{D S O N}$ falls below the error voltage, the PWM comparator flips high, setting the flip-flop and consequently initiating the charge phase by turning on the high side driver and terminating the discharge phase by turning off the low side driver. The charge phase continues until the next clock pulse resets the flip-flop, initiating a new discharging phase.

## Current Sensing

The fact that valley current-mode control relies on sensing of the decaying current (the current in the low side MOSFET) has one useful implication for current sensing. If lossless current is implemented, the sensing is done across the low side MOSFET, which is normally on for 90 percent of the time in this type of application. Since the on-time of the low side


Figure 4-1 Peak and valley control.
MOSFET is almost ten times wider than that of the high side MOSFET, sampling and processing of the low side device current are much easier to accomplish in comparison to high side sensing. Sensing of the high side current at low duty cycles is so undesirable that some solutions in the market have been based on sensing low side current and a trailing edge current control strategy. However, the current information comes after the factnamely after the current has peaked, has started the decaying phase, and can be utilized for cycle-by-cycle peak current control only at the next cycle. In addition to sampling the current, a mechanism must be provided to hold the sampled information until the next cycle. The sample-and-hold mechanism adds complexity to the circuitry, and more importantly adds a delay or phase shift, which tends to compromise the frequency stability of the control loop.

## Maximum Frequency of Operation

In the case of very low duty cycle operation with either valley or peak cur-rent-mode control, the maximum frequency of operation is limited by the minimum possible on-time of the high side driver. While in both cases the
same set of initial physical limitations determines the high side driver minimum pulse width, the peak current-mode control has in addition a limiting settling time requirement, namely the pulse must be wide enough to allow the current to be measured. This additional limitation applies to the cases of lossless high side sensing and to sensing with a discrete high side sense resistor.

## Frequency of Operation for Peak Current-Mode Control

Assuming that the settling time for sensing the high side current is $T_{O N P \text { - }}$ $M I N=100 \mathrm{~ns}$, then with $D C=0.1 \mathrm{~V} / \mathrm{V}$, we have a minimum period of operation $T_{\text {MINB }}$

$$
T_{M I N P}=T_{O N P-M I N} / D C=100 \mathrm{~ns} / 0.1=1 \mu \mathrm{~s}
$$

which corresponds to a maximum frequency of operation

$$
f_{M A X P}=1 / T_{M I N P}=1 \mathrm{MHz}
$$

## Frequency of Operation for Valley Current-Mode Control

In valley current-mode control where we sample the low side current, the limitation discussed above is far less strict. Assuming an analogous minimum pulse width for the low side device,

$$
T_{M I N V}=T_{O N V-M I N} /(1-D C)=100 \mathrm{~ns} / 0.9=110 \mathrm{~ns}
$$

which corresponds to a maximum frequency of operation

$$
f_{M A X V}=1 / 110 \mathrm{~ns}=9 \mathrm{MHz}
$$

The converter still has to meet the constraint of minimum on-time of the high side driver. Transition times of 10 ns and below are obtainable today. Assuming a minimum on-time of the high side device of two transition times, we have

$$
\begin{gathered}
T_{O N H V-M I N}=T_{R}+T_{F}=10+10=20 \mathrm{~ns} \\
T_{M I N H V}=T_{O N H V-M I N} / D C=20 \mathrm{~ns} / 0.1=200 \mathrm{~ns}
\end{gathered}
$$

This yields a maximum frequency of operation,

$$
f_{M A X H V}=1 / T_{M I N H V}=5 \mathrm{MHz}
$$

While today's conventional monolithic and discrete technologies do not permit practical operation at such a high clock rate, it appears that as these technologies improve, only valley current mode control will be able to easily track the speed curve and operate at such high frequencies.

## Transient Response of Each System

In this section we discuss the transient response of the two systems. The advantages of valley control are obvious from Figure 4-2. This system is inherently fast and able to turn on immediately in response to a step current, as opposed to peak control, where a delay ( $T_{\text {DELAY }}$ ) as high as a full clock period is to be expected. In both cases the current ramps up (builds up linearly inside the inductor) with a slope that is determined by the inductance and saturated voltage appearing across the inductance and limited by the maximum duty cycle $D C_{M A X}$.


Figure 4-2 Positive current step.
As an example, if the clock is 700 kHz per phase, a full period delay corresponds to $1.5 \mu \mathrm{~s}$.

Traditional peak current-mode control architecture will need enough output capacity to hold up for one extra $1.5 \mu$ s in comparison to valley cur-rent-mode control. Consider for this example that an output capacitor of 1 mF will discharge an extra 100 mV with a 65 A load in $1.5 \mu \mathrm{~s}$.

The comparative responses to a negative load current step are illustrated in Figure 4-3. Here again the advantage of valley control architecture is evident. During a negative load current step, the valley control scheme is able to respond with zero duty cycle. On the other hand, after


Figure 4-3 Negative current step.
each clock pulse with peak current-mode control, the controller forces a minimum width high side on-time. This minimal on-time is determined by the speed of the current control loop. Thus, it is seen that the valley control scheme offers superior transient response with a negative load step as well.

## Valley Control with FAN5093

The FAN5093 is a two-phase interleaved buck controller IC that implements the valley control architecture based on leading edge modulation. The current normally is sensed across the low side MOSFET $R_{\text {DSON }}$ (for lossless current sensing); although for precision applications a physical sense resistor can be placed in series with the source of the low side MOSFET.

Figure 4-4 shows the two PWM switching nodes of the two-phase buck converter, with the FAN5093 clocking each phase at a frequency of 700 kHz .

In Figure 4-5 we show the response of the voltage regulator to a 25 A per phase positive current step.

In Figure 4-6 we show the response of the voltage regulator to a 25 A per phase negative current step.

Figure 4-7 shows the FAN5093 application and highlights the twophase interleaved architecture of this buck converter. Multiphase is discussed in more detail in Chapter 7. As evidenced in Figure 4-4, interleaving consists of phasing the two channels 180 degrees apart so the load current is provided in a more time-distributed fashion, leading to lower input and output ripple currents. In other words, if the load is too high to be handled by a single phase, there are two ways to solve the problem. The more traditional way is brute force: to beef up the circuit by paralleling as many MOSFETs as necessary. The new concept introduced by multiphase is interleaving, to take the same numbers of transistors that we


Figure 4-4 Interleaved buck converter: $V_{I N}=12 \mathrm{~V}, V_{O U T}=1.5 \mathrm{~V}, f_{C K}=$ 700 kHz per phase. Top waveform: switching node of Phase 1. Bottom waveform: switching node of Phase 2.


Figure 4-5 Regulator response to a positive current step. Top waveform: switching node of Phase 1 . Bottom waveform: Phase 1 current.
wanted to parallel and operate them out of phase. Now we have reduced input and output ripple, and hence we can get by with smaller input and output passives.
The IC whose die layout is shown in Figure 4-8 incorporates the controller and the drivers and works in conjunction with an external DMOS transistor


Figure 4-6 Regulator response to a negative current step. Top waveform: switching node of Phase 1. Bottom waveform: Phase 1 current.


Figure 4-7 FAN5093 application diagram.
to handle 30 A with 3.3 V . For further details, a full data sheet of the FAN5093 is provided in Appendix A. The IC is built in a $30 \mathrm{~V}, 0.8 \mu \mathrm{~m}$ BiCMOS mixed signal process with excellent Bipolar and CMOS performance.


Figure 4-8 FAN5093 die picture.

## Conclusion

We have shown that the valley current-mode control buck architecture based on leading edge modulation has superior transient response characteristics when compared to the traditional peak current-mode control buck architecture based on trailing edge modulation. These transient response characteristics translate directly into a reduced number of output capacitors and consequently lead to a more cost-effective solution in a smaller board space. This advantage, while already measurable today, will become more marked in the future when progress in discrete and controller technologies will enable multi- MHz frequencies of operation at reasonable efficiencies.

### 4.2 Monolithic Buck Converter

## A New Design Methodology for Faster Time to Market

Until recently, the prototype of a new power management subsystem would be built only after its various components were physically available for prototype construction. However, a new trend is emerging, where a virtual prototype is built by the subsystem manufacturer far ahead of the
availability of physical components. From a power chip designer's perspective, the benefit is that a good behavioral model of the voltage regulator can be utilized prior to the transistor-level design, reducing time-consuming full-chip simulations to a minimum. From the system designer/customer's perspective, the benefit is that behavioral models will be available far ahead of final silicon. Therefore, the system designer can quickly test his virtual subsystem using behavioral simulations to provide timely feedback to the chip designer before the chip is frozen into silicon. When the physical subsystem prototype is finally built, testing and debugging will be much faster and easier to finalize thanks to the previous virtual iterations.

In the model (Figure 4-9), the platform designer launching the system Px at time zero will wait six months for delivery of silicon $S x+1$ for his next platform $\mathrm{Px}+1$. But the designer could immediately obtain behavioral models of the silicon $\mathrm{Sx}+1$ from the silicon vendor, who is already twelve months into the development cycle of that silicon.

Since Moore's law seems to hold well no matter what, the end result should be an improvement in productivity rather than a reduction in the development cycle. This results in a higher number of platform varieties launched in a unit of time.


Figure 4-9 Development cycle time model.

## The Design Cycle

This section explores the various steps of designing the controller for a buck converter, from the construction of a simple behavioral macro model and the subsequent transistor-level Simulation Program with Integrated Circuit Emphasis (SPICE) simulation to the silicon implementation. The time duration for each phase is also discussed. Finally, we will compare the waveforms obtained with behavioral simulation versus SPICE simulations and pictures taken at the oscilloscope from the physical prototype. We will see that the three different methods produce quite similar results.

## The FAN5301

Figure 4-10 shows the block diagram of the FAN5301, a high-efficiency DC to DC buck converter, while Figure 4-11 shows the application. The architecture provides for high efficiency under light loads and at low input voltages, as well as optimum performance at full load. Further detail is provided in a later discussion of the behavioral block diagram.


Figure 4-10 FAN5301 block diagram.


Figure 4-11 FAN5301 application.

## The Behavioral Model

Figure 4-12 shows the behavioral model of the entire power supply, complete with the controller as well as the external components. The controller is based on a minimum on-time, minimum off-time architecture.


Figure 4-12 Voltage regulator model.

## Light Load Operation

The main control loop in light load operation is the minimum on-time section in Figure 4-12, consisting of a hysteretic comparator (Comp1) that controls a "one shot" circuit (MIN_ON One Shot) and driving the high side PMOS switch M1. The one shot circuit fires on for a duration of time that remains steady at constant input voltage and increases as the voltage across the pass transistor $\left(V_{I N}-V_{O U T}\right)$ decreases.

During on-time, the high side driver transistor M1 is turned on for a duration equal to the one shot (MIN_ON One Shot) on-time, and then turned off. When M1 turns off, M2 is turned on until the inductor current goes to zero, at which point both transistors are turned off until the output voltage falls below a set threshold. At this point the one shot fires again, initiating another cycle.

## Full Load Operation

In full load, the minimum on-time block is bypassed by the hysteretic comparator (Compl), which forces the output to swing with a ripple equal to the comparator hysteresis. At full load, the current in the inductor is continuous and the operation is synchronous.

## Over-Current

The minimum off-time one shot (MIN_OFF One Shot) in Figure 4-12 is controlled with a cycle-by-cycle current limit comparator (Comp3) that samples the current flowing through MI via $\mathrm{R}_{\text {SENSE }}$. In over-current, the high side driver is turned off for the time that is set by the MIN_OFF One Shot. The high side driver is then turned back on. If the over-current persists, M1 is turned off again after a short time set by the Comp3 and MIN_OFF One Shot loop delay.

Completing the circuit shown in Figure 4-12 is an under voltage lockout circuit (UVLO block) and a precision-trimmed band-gap reference ( $V_{R E F}$ block).

## One Shot

To illustrate the level of complexity of the regulator behavioral model, Figure 4-13 dives into a representation of the MIN_ON One Shot device shown in Figure 4-12. The one shot consists of a current source $I_{R A M P}$ that charges a capacitor C 1 , which can be reset via the switch S 1 . The comparator "looks" at the ramp level with respect to the control reference voltage CONT. The ramp time provides the duration of the output pulse.

## Comparator

Delving further down into the nesting of the controller, Figure 4-14 shows the block diagram of the comparator Comp in Figure 4-13. The PSPICE (a popular brand and flavor of SPICE) behavioral model of the comparator uses "primitive" SPICE-level blocks (like the one in Figure 4-15). A summing block follows the inverting stage into the GLIMIT (or gain/voltage limiter), into the inverter, and then into the output. The GLIMIT function provides the comparator gain while the limit function allows the designer to restrict the voltage output to a reasonable range, like $0-5 \mathrm{~V}$. The resistor provides some convergence help.

A SPICE deck like the one in Figure 4-15 describes each primitive functional block in Figure 4-14.


Figure 4-13 Model of a one shot device.


Figure 4-14 Comparator behavioral model.

## Results

The waveforms in Figure 4-16 show the transient response of the regulator to a step function load from 0 mA to 100 mA as produced by the behavioral simulation. Input voltage is 3.3 V and output voltage is 1.25 V . The graph in Figure 4-17 shows the same transient response from a transistor-level SPICE simulation (Spectre on Cadence platform). Finally, Figure 4-18 illustrates the same transient from the physical prototype.

```
E_HS62_GAIN2 $N_0101 0 VALUE {-1*V($N_0100)}
R_HS62_R1 $N_0102 $N_0101 20k
E_HS62_GLIMITI $N_0100 0 VALUE {LIMIT(V ($N_0102)*10000,0,-5)}
E_HS62_SUM1 $N_0102 0 VALUE {V($N_0103)+V($N_0104)}
E_HS62_GAIN1 $N_0104 0 VALUE {-1*V($N_0105)}
R_HS62_R4 0 $N_0103 10e6
R_HS62_R3 0 $N_0104 10e6
R_HS62_R5 0 $N_0102 10e6
```

Figure 4-15 GLIMIT SPICE deck.
Although the corresponding waveforms in Figures 4-16, 4-17, and 4-18 are not identical, they are sufficiently similar to infer consistent functional behavior from each. Some of the differences can be attributed to the unavoidable variation on the external components such as inductor parasitics, capacitor ESR/ESL, and noise (in the case of Figure 4-18). Also complicating the comparison is the fact that the laboratory equipment cannot duplicate the instantaneous current load change the way that simulations can. On the simulation side, differences in SPICE operating parameters (Spectre versus PSPICE) and sampling can affect the output wave shapes due to interpolation and sampling errors.


Figure 4-16 Transient response from behavioral model.
Top Trace: $I_{L O A D}{ }^{0-100 ~ m A}$
Middle Trace: $V_{O U T}$
Bottom Trace: SW pin


Figure 4-17 Transient response from transistor-level simulation (Spectre).
Top Trace: $I_{L O A D} 0-100 \mathrm{~mA}$
Middle Trace: $V_{\text {OUT }}$
Bottom Trace: SW pin

## Timing

The behavioral simulation took three and a half minutes running on a Pentium II, 366 MHz platform providing data for an $800 \mu \mathrm{~s}$ simulation. The full chip SPICE simulation, operating on more than 500 individual components (transistors and passives), lasted nearly four hours running on a SUN Ultra 10. The behavioral model was built during the initial architectural


Figure 4-18 Transient response from silicon prototype.
Top Trace: $I_{L O A D} 0-100 \mathrm{~mA}$
Middle Trace: $V_{O U T}$
Bottom Trace: SW pin
development after the preliminary data sheet was available and took two weeks to build. This model was able to eliminate many simulation iterations at the full chip level and gave the customer preliminary results six months ahead of functional silicon.

## Conclusion

Behavioral models of voltage regulators and power management subsystems already are a reality. These models increase productivity, reduce the number of simulations and silicon and system iterations, and require less time to design. Finally, the speed and simplicity inherent in the behavioral models allow for the extension of the simulation approach to new levels of circuit complexity, in line with the growing complexity of modern systems.

### 4.3 Active Clamp

## Introduction

Present day microprocessors require over 100 A of supply current at voltages near 1 V . Future processor generations are projected to require greater
current at supply voltages even lower. Furthermore, the load demand can exhibit abrupt changes from light load ( $<0.5 \mathrm{~A}$ ) to full load. These processors can impose load steps with $d i / d t$ (rate of increase of a current step $d i$ in a given time interval $d t$ ) on the order of a few $\mathrm{A} / \mathrm{ns}$ when the processor switches between inactive and active modes, or vice versa. We will discuss some of the ramifications for the design of the power supply required to supply these microprocessor loads. We focus on the use of a paralleled active circuit, which can be thought of as an active clamp, the details of which are explained in the next paragraph. Breadboards of these circuits have been built and tested, and a prototype IC design has been tested.

The discussion of active clamps is organized as follows. The first section outlines the application, while the second section outlines the design of an active clamp device that may be used in parallel with a switchmode converter to alleviate the demand on the passive filter components. The third section reports the test results for the breadboards of these circuits, and the final section wraps up additional issues.

## Application

Figure 4-19 shows the interconnection of the active clamp circuit with a standard DC-DC converter. The active clamp is designed to work in parallel with the output of a conventional switching regulator. Its function is to do nothing--i.e., appear as a high impedance terminal-during normal steady state switching regulator operation. In the event that a load transient drives the output of the switching regulator beyond a specified tolerance band, the clamp activates to hold the output voltage within this specified band. As such, the active clamp must be designed to handle the full load current, but only for short intervals on the order of tens of microseconds. Hence, the active clamp circuit must be designed for high peak current and high peak power capability but need not handle significant continuous steady state power. In order to provide a useful function, the device must be able to sink or source rated current within a hundred nanoseconds.

In order to test easily the potential benefits of a CPU power application by using the active clamp, we shall discuss a scaled down application requiring about 10 A from a switching regulator operating at about 300 kHz . For the $5-3.3 \mathrm{~V}$ buck application, a filter inductor of $L=1.5 \mu \mathrm{H}$ will yield a peak-peak current ripple of about 2.5 A , a typical design. In order to achieve a peak-peak output ripple of 50 mV , a capacitor of only about $20 \mu \mathrm{~F}$ is needed if ESR is neglected. With a $20 \mu \mathrm{~F}$ ceramic chip capacitor with ESR typically less than 10 m , the ESR contribution to the output ripple voltage will only be on the order of 20 mV peak-peak. It is likely that some designers would select a larger capacitor when considering ripple, in order to further reduce the voltage ripple and to avoid the possibility of a capacitor reliability problem because of the large ripple


Figure 4-19 Interconnection of active clamp circuit with switchmode regulator.
current. Nevertheless, designs in the range of $20 \mu \mathrm{~F}$ to $50 \mu \mathrm{~F}$ are feasible with ceramic chip capacitors, or with a total capacitance approaching $200 \mu \mathrm{~F}$ due to higher ESR for solid tantalum chip capacitors.

When considering transient response to step load changes, the requirement on the output capacitor may be far more stringent. A very simple analysis based on an average model (as seen in Figure 4-20) to a load current of a voltage feedback scheme predicts a step response of the form of Eq. 4-1

$$
v(t)=\frac{I_{O}}{\omega_{c} C_{O}} \sin \left(\omega_{c} t\right)
$$

to a load current step of magnitude $I_{O}$ amps, where $C_{O}$ is the output capacitance and $c$ is the crossover frequency of the feedback loop. Here we assume that all forms of damping including output capacitor ESR are negligible, current feedback is not used, the input impedance is stiff, and the duty cycle control does not saturate. The latter is the most significantly unrealistic assumption, as we will discuss below. We use the approximation of Eq. $4-1$ to estimate the first peak of the voltage in the transient response, for a scenario in which duty cycle saturation does not play a role. With an aggressive crossover frequency of $100 \mathrm{kHz}, C_{O}=20 \mu \mathrm{~F}$, and a load step of 10 A , the peak voltage transient is 800 mV . With a +5 percent tolerance band of about 3.3 V , this peak voltage is unacceptable since the tolerance band amounts to only +165 mV . With the same conditions, except for an output capacitance $C_{O}=200 \mu \mathrm{~F}$, we see a voltage peak of 80 mV with this simple model. For a design with $C_{O}=2,000 \mu \mathrm{~F}$, with all other conditions the same, we expect to see only 8 mV of voltage disturbance.


Figure 4-20 Simple average circuit model for voltage-mode controller buck converter.

The above analysis is unrealistic due to the fact that the duty ration control will nearly always saturate (i.e., reach its maximum or minimum) under a large load transient. A simple analysis incorporating saturation is depicted in Figure 4-21. Assume the converter output initially is 3.3 V ,



Figure 4-21 Circuit waveforms under duty cycle saturation.
supplying zero-load current. The load then steps to 10 A . At the end of the $9 \mu \mathrm{~s}$ transient, the output voltage can begin its recovery; therefore this is the approximate time point when the voltage bottoms out. The total charge removed from the output capacitor, assuming a ramp current waveform, is $45 \mu \mathrm{C}$. The analysis is independent of the output capacitor value and assumes that both a stiff (i.e., large input capacitance) input voltage and a 100 percent duty cycle can be applied. Now with a $20 \mu \mathrm{~F}$ output capacitance, the voltage transient will be about 2.25 V peak. With $200 \mu \mathrm{~F}$ or $2,000 \mu \mathrm{~F}$, the transient voltage peaks at 225 mV or 22.5 mV , respectively. Since these estimates are optimistic (assuming stiff input voltage and 100 percent duty cycle), a design choice of $2,000 \mu \mathrm{~F}$ does indeed make sense.

The advantage of the active clamp is that the output capacitor will only need to be designed to handle the ripple current and not to contain the output voltage during load transients. As such, for the application discussed here, ceramic chip capacitors as small as $20 \mu \mathrm{~F}$ may be feasible when incorporating an active clamp circuit, whereas output capacitances of at least $400 \mu \mathrm{~F}$ would otherwise be needed. Therefore, an active clamp makes it possible to save $380 \mu \mathrm{~F}$. Let's now consider an application in which the load is specified at 20 A maximum at 3.3 V , but the tolerance is considerably tighter at +2 percent. The output capacitor bank required to support a full step load transient in this application includes $20,000 \mu \mathrm{~F}$ of bulk hold-up capacitance in conjunction with a network of paralleled high frequency (lower inductance, lower ESR) tantalum and ceramic capacitors. In this scenario and in those involving the specification of future microprocessors, the active clamp will yield far greater benefits.

Note that during the activation of the clamp circuit following a load increase, charge is supplied from a bypass capacitor on the $V_{C C}$ supply. This supply level would likely be set at a higher voltage (e.g., 12 V ) than the 5 V supply, which probably would be used to supply the main DC-DC converter. As such, the total capacitance required to bypass the $V_{C C}$ supply would be much smaller than would be required to hold up the output voltage directly at the output pin, in the absence of the clamp circuit. The use of a smaller capacitor on the $V_{C C}$ supply is possible because the $V_{C C}$ supply rail can be allowed to sag, perhaps by a few volts during a transient.

The active clamp circuit actually is built from two independent half circuits: the lower clamp and the upper clamp. We will begin by discussing the overall scheme of one of the half circuits. A functional schematic and control loop diagram for the upper clamp function is shown in Figure 4-22. The upper clamp function is activated whenever the output voltage goes above the high reference $V_{H}$.

The current sensing feedback around the opamp constitutes a minor feedback loop, forcing the clamp output transistor current to be approximately

$$
I_{O U T}=-\frac{\left(V_{O}-V_{H}\right) R_{F}}{\left(R_{I} R_{S}\right)}
$$

at low frequency. Dynamically, this minor loop has the response of the opamp connected in a standard differential gain of twenty-five connections. For an opamp such as the LM6171, the corner frequency for the minor loop occurs at about 3 MHz . The outer loop determines the overall speed of response. With an output capacitance of $20 \mu \mathrm{~F}$, the outer loop exhibits a corner frequency at about 4 MHz . As such, one would expect to see a second order system, i.e., a ringing, transient response, characterized


Figure 4-22 (a) functional schematic of clamp and (b) corresponding loop dynamics model.
by about a 45 percent phase margin. With larger output capacitances, the outer loop response slows down further, yielding larger phase markings and more damped transient responses. However, this will in no way impede the function of the clamp circuit, since the minor current loop responds equally fast with any output capacitance.

Eq. 4-2 is also of interest in determining the DC load regulation characteristic of the active clamp. This characteristic is governed by an effective impedance of $2 \mathrm{~m} \Omega$ for our prototype design, which at 10 A yields a voltage regulation of 20 mV . Note that it is essential to include disparate sensing and forcing pins in an IC package, since the IC package and board traces leading to the output capacitor may very well impose more than $2 \mathrm{~m} \Omega$ of resistive and/or inductive impedance.

Figure 4-23 shows a schematic for the complete active clamp circuit. This is essentially the circuit from Figure 4-22, but it uses compound transistor connections to realize the large output stages. A potential process for fabrication of the circuit should be a state-of-the-art high speed bipolar process, with minimum device feature size and availability of high performance opamp cells. A test board was built using IC kit parts with such a process.

Note that, given the novelty of this active clamp architecture, there is not much characterization data available for the type of operation that will be of interest, namely high-current density operation that is either saturated or unsaturated. However, some data on the kit parts was obtained in curve tracer evaluations and was used to guide the design of the active


Figure 4-23 Schematic of active clamp circuit. Device sizes are relative to a $960 \mu \mathrm{~m}^{2}$ emitter area cell.
clamp. The reason for operating with very high current densities is to conserve die area, but one of the consequences of operation at very high current densities (on the order of ten to twenty times the normal design current density) is degradation in device speeds. This will be discussed briefly in the "Test Results" section.

An overall strategy for the design of each of the two large compound transistor connections was to obtain a minimum current gain of five in each stage and to use four stages to avoid overloading the opamp output. A significant base-emitter "leak" resistor was designed into each of the stages of the compound transistor in order to provide a turnoff mechanism for each stage. Typical sizing of these base-emitter resistors was made to allow for a leak current on the order of one-fifth of the base current.

## Test Results

A prototype of the active clamp circuit scaled for a 2.5 A load has been built using discrete opamps and IC kit parts all constructed in a high speed complementary bipolar process. The prototype active clamp circuit test circuit was interconnected with a DC-DC converter, operating at a switching frequency of 300 kHz , as shown in Figure 4-19. For this interconnection, an oscilloscope photo of the response to a step load change from 0 A to 3 A is shown in Figure 4-24(a). Note that the DC-DC converter is running at about its nominal output of 3.3 V with an output ripple of about 50 mV peak-peak and an approximate frequency of 300 kHz . A time-scale blowup of this transient is shown in Figure 4-24(b), where the scale is $200 \mathrm{~ns} /$ division. In this figure, we can see the voltage spike due to the parasitic inductance (ESL) associated with the output capacitance and layout. As evidenced by the waveform for the opamp output that drives the compound pull-up device, the recovery of the clamp circuit occurs in about 300 ns. Note that the recovery is considerably slower than would be computed for the nominal rated base transit time TF and rated transition frequency $f_{t} \approx 3 \mathrm{GHz}$ for the process. This is likely due to high level injection effects, especially the Kirk effect (a dramatic increase in the transit time of a bipolar transistor caused by high current densities), which effectively broadens the base region of a bipolar device. In order to conserve die area, the output devices are driven at emitter current densities as high as ten to twenty times the level at which the onset of the Kirk effect occurs.

Waveforms complementary to those in Figure 4-24(a) and (b) are shown in Figure 4-24(c) and(d). For the latter two photos, the DC-DC converter supports a 3 A steady state load, which is interrupted. The upper clamp function behaves analogously to the lower clamp function.

Figure 4-24(a) illustrates the clamp function under 3 A step load. The upper waveform is the output node. The dashed horizontal trace depicts the upper clamp reference level of 3.45 V , and the solid horizontal trace depicts the lower clamp reference level of 3.15 V . Although divisions are not visible, the scale is $1 \mu$ s per division. The total time depicted is thus
about $10 \mu \mathrm{~s}$. The lower waveform is the gate signal for the pulse load circuit. Figure 4-24(b) shows the time-scale expansion to $200 \mathrm{~ns} /$ division of (a), except the second waveform, shown at $500 \mathrm{mV} /$ division, is the opamp output waveform that drives the compound PNP pull-up device. Part (c) of Figure 4-24 illustrates the clamp function when the 3 A load is interrupted. Again, the upper waveform is the output node and the lower waveform is the gate signal for the pulse load. The scales are the same as in Figure 3-24(a). Figure 4-24(d) shows the time-scale expansion to $200 \mathrm{~ns} /$ division of (c), except the second waveform, shown at $500 \mathrm{mV} /$ division, is the opamp output waveform that drives the compound NPN pull-down device.


Figure 4-24 (a) Clamp function under 3 A step load. (b) Time scale expansion to $200 \mathrm{~ns} /$ division of (a). (c) Clamp function when 3 A load is interrupted. (d) Time-scale expansion to $200 \mathrm{~ns} /$ division of (c).

## Comments

The design described in previous sections is a possible route to ease the constraints that microprocessor loads impose on power supply systems. However, one potential complication arises since the design requires two reference levels that are application-dependent and that are coordinated with the internal reference voltage of the main DC-DC converter. This complication is related to the difficulty of matching reference voltages residing on different circuits. One possible coordination scheme that has proven effective is to develop the two reference levels for the clamp circuit by real time low-pass filtering of the DC-DC converter output, as illustrated in Figure 4-25. With this approach, the reference levels are directly tied to the DC-DC converter output voltage level. Thus, the tolerance bands may be tightened substantially and are limited mainly by the output ripple voltage. Another approach for the design would be to implement the clamping function as part of an active filtering scheme. This approach was not taken in the design discussed in this section to allow for maximum efficiency. Nevertheless, such an approach may be warranted by higher current, lower voltage applications where the basic ripple filtering function may become more difficult.


Figure 4-25 Possible scheme for supplying reference levels to clamp circuit.

### 4.4 Battery Charging Techniques: New Solutions for Notebook Battery Chargers

New solutions are necessary to satisfy the requirements of modern mobile charger applications. A modern charger for mobile computing today has to

- have high efficiency,
- communicate on a serial bus with other elements like the host microcontroller and smart battery,
- provide a wide range of charging currents and voltages,
- provide a very precise charge termination voltage, and
- enable fast charge.

The available solutions on the market thus far are few and fall far short of meeting the OEM's (Original Equipment Manufacturer's) expectations. The listed requirements, if not evaluated carefully, may lead to the design of "brute force" products that are too complex, too difficult to produce, and too expensive.

We will now briefly address all these issues.

## High Efficiency

With some notebook models incorporating the charger inside the notebook body, there is no escape. The charger, like any other heat-producing element inside the notebook, must exhibit an average efficiency of 90 percent or better. This is not an easy task and can be accomplished only by means of a composite approach. Efficiency can be improved by optimizing the blocks discussed in the following sections.

## The Controller

The controller IC should be designed in a fast, relatively small geometry ( 1.2 micron minimum feature) BiCMOS process for minimum standby power dissipation. The right process alone would not suffice. The entire low power design repertoire needs to be used in the design of the controller, including latched, or clock edge driven commutations as opposed to state driven commutations and choice of the sweet point for frequency operation. Operation at such a sweet point would produce the best compromise between size of the passive components and efficiency. The controller drives external discrete DMOS transistors in PWM synchronous rectification configuration.

## The Discrete DMOS Transistors

The DMOS discrete technologies are progressing at an amazing pace, making sure that the IC designers continue to avoid the temptation of integrating power and control on the same die. The latest crop of DMOS devices offers the flexibility and sophistication of transistors that are optimized for conduction losses compared to other transistors optimized for switching losses.

The low side driver in our charger application works a lot (has high duty cycle), and consequently it calls for a discrete transistor like the FDS6612A, a PowerTrench-based N-channel device optimized for low $R_{D S O N}$ and consequently low conduction losses ( $19 \mathrm{~m} \Omega, \mathrm{SO}$ ).

On the other hand, the high side driver needs a P-channel transistor that is optimized for switching losses. In this case, the NDS9435A-a "ten million cells" technology, in which discrete transistors are built as arrays of millions of cells; the more cells that are packed per square millimeter, the better the performance-is a good idea. It produces low switching losses while preserving $R_{D S O N}(50 \mathrm{~m} \Omega<20 \mathrm{nC}$, SO8).

Finally, for a static P-channel transistor an NDS8435A ( $23 \mathrm{~m} \Omega, \mathrm{SO} 8$ ) may suffice.

## The Smart Battery System

A smart charger allows for communication with a host microcontroller (Smart Battery System Level 3) via the SMBus (System Management Bus). See Figure 4-26.

## Data Conversion

A wide range of charging currents and voltages is provided by the integration of three 8 -Bit D-A converters. Precise charge termination voltage is provided by the integration of a very precise voltage reference.

## Fast Charge

While the algorithm for charging resides elsewhere, typically in the smart battery, the smart charger can go a long way toward providing the right hooks in order to enable fast charging. Adaptive charging, in which all the available power from the AC adapter is constantly controlled and redirected between the notebook and the smart battery, can dramatically reduce the charging time.

In more traditional systems, the AC adapter current is limited to the maximum current tolerated by the smart battery. This means that the bat-
tery can only be charged by the difference between the total available current and the current needed by the notebook.

In an adaptive system, such a ceiling can be broken, and the AC adapter can be designed to provide sufficient power to allow for fast charge even when full power is provided to the notebook. The adaptive system guarantees that the battery is never exposed to more current than the maximum specified amount.

## Battery Charger System

Figure 4-26 shows the Smart Battery System, with its three main components: the smart charger, smart battery, and microcontroller.

Figure 4-27 shows the power flow. The load (the regulator VREG powering the microprocessor) is powered either by the AC adapter or by the battery. The battery charges when the AC adapter is present.


Figure 4-26 Smart battery system.


Figure 4-27 Power flow.

### 4.5 Digital Power

## Control Algorithm of Modern Switching Regulators: Analog or Digital?

In the past few years, the pitch on digital control of switching regulators has been rising steadily. In a typical analog implementation, a Pulse Width Modulated (PWM) switching regulator is built around a modulator composed of a comparator with a periodic piecewise-linear (triangle or sawtoothed) modulation waveform on one end and the error signal at the other. As the quasi-stationary error signal falls between the minimum and the maximum of the modulation waveform, the comparator output produces a square wave at the heart of this modulation scheme. This system is "analog" simply because it is governed by the analog modulation waveform. This section explores the question: are there viable instances in which using true digital architectures in switching regulators is preferable to analog?

When people talk about digital control, they generally refer to one of the following three architectures:

1. The same analog engine as was just described, but equipped with digital peripheral functions like: a) serial communication (I2CBus, SMBus, etc.) b) Digital-to-Analog conversion (in CPU voltage regulators the digital inputs are called Voltage Identification codes (VIDs) and are essentially a digital means to vary on demand an otherwise constant reference) and/or c) small amounts of memory on-chip. I will refer to this first "digital" architecture as a digitally controlled analog system.
2. A microcontroller-based digital architecture is a useful architecture in terms of flexibility, especially in applications that require programmability as well as current and voltage profiling. As conventional digital algorithms are sequential in naturerequiring several clock cycles to execute an instruction-they are inherently slow and thus are not useful in applications requiring fast response. I will refer to this as a microcontroller-based control architecture.
3. A non-sequential machine, with hard-wired logic implementation that can produce a fast response comparable to an analog system will be referred to as a true digital control architecture. It follows that the challenge to the analog switching regulator dominance in fast response applications may only come from the true digital implementation described here.

Although true digital control is interesting technology, I have not yet heard a compelling case for it. Right now, this technology remains at the periphery and is not a mainstream architecture for the power industry.

But is there a relevant place for true digital control? One in which such control is not just more convenient, but fundamentally superior in performance?

To answer this question we must first look at the system we want to regulate.

If the system is truly linear, namely it is continuous and invariant or, smooth in its mode of operation; analog is the way to go. This is true in the case of a desktop CPU voltage regulator with an output voltage that must be continuously controlled by the same algorithm from no load to full load.

If, on the other hand, the system is non-smooth, namely discontinuous, and variable in its mode of operation, then digital may be the way to go.

For example, digital could be used in the case of a cell phone voltage regulator that, due to the necessity to save power at light loads, requires a mode change, typically from a PWM algorithm to Pulse Frequency Modulation (PFM). PFM is a mode in which the frequency adjusts with the load, thereby yielding lower frequencies and hence lower switching losses at lighter loads.

Such mode change in an analog system would require an abrupt commutation from one control loop (say PWM) to the other (PFM), typically at the time that the load is changing. This type of algorithm discontinuity would invariably lead to some degree of temporary loss of regulation of the output.

By contrast, a digital control is inherently equipped to handle discontinuities and thus would be capable of handling mode changes within a single control algorithm.

In conclusion, I believe that digital control may bring relief to its analog counterpart in non-smooth systems such as the one just described. In such systems, digital control may prevent risking loss of regulation and may save additional overhead in bill of materials that would be required in order to mitigate the effect of discontinuities in analog implementations.

## Digital Power: Forward into the Past

Under the digital power umbrella falls a broad range of functions that go beyond regulation and include communications over a serial or parallel bus, power sequencing by means of state machines or microcontrollers, and digital algorithms for implementation of the servo, or feedback control loop.

The digitalization of power can be best understood when articulated at three different levels: chip design architecture, silicon processes, and
board level design. The digitalization of power is progressing in each of these domains at different speeds, which causes much confusion.

## Digital Power Chip Design

In recent years a number of startups have tried to crack the computing market space at the chip level with digital implementations of the traditional analog PWM modulator design, without much success. These implementations have found some space in high-end server blades applications that are low volume and tolerate higher cost.

In handsets, the increase in power levels is due to packing more elementary building blocks on-die. Such elementary building blocks have relatively low power consumption by themselves, but in large numbers add up to a considerable amount of power. The most complex power management units (PMUs) built today clearly show that LDOs and switchers remain primarily analog. On top of traditional analog, a good dose of digital is needed for communications and sequencing, and is implemented with architectures ranging from state machines to microcontrollers.

## Digital Power IC Processes

As far as integrated circuits are concerned, the leading edge of the analog world long ago moved from pure analog to mixed analog and digital. Every VRM chip marries an on-die Digital to Analog Converter (DAC) to an analog switching regulator; the same way every PMU mixes analog and digital blocks. The move to mixed signal-the combination of analog and digital on the die-is a revolution that began around 1980. It started tentatively within the bipolar world with Integrated Injection Logic (I2L) logic gates and then fully blossomed with bipolar, CMOS, and DMOS (BCD) monolithic processes.

Today, the leading monolithic power companies have BCD mixed signal processes. These companies-as leaders often do-position themselves as solution-oriented, utilizing the most appropriate process, components, and techniques for the task at hand.

BCD processes can use bipolar for precision, CMOS for signal density, and DMOS for power density. Leading BCD is today in its $7^{\text {th }}$ generation at $0.18 \mu \mathrm{~m}$ and soon it will be at $0.12 \mu \mathrm{~m}$ (BCD VIII): this is only two nodes away from the CPU roadmap at 0.65 nm by the end of 2005. Still, these companies understand the trade-off in terms of mask count and cost and, therefore, keep alive simpler or "traditional" analog processes that in specific applications-particularly single functional building blocks-may result in more cost-effective designs.

## Board-Level Digital Power

Telecom and Datacom applications like Point Of Load (POL) are the areas where digital power may find the best niche. (Digital power in this case refers to power regulation equipped with a communication bus that allows for flexible set-output voltage, frequency compensation type, etc.) Leading power supply companies are battling for dominance of this new market.

## Conclusion

At the board level, digital power seems to have found a hot niche in POL applications. Digital implementation of analog algorithms in silicon makes sense is some cases, like providing silicon in support of digital POL power, while in others it does not. The digitalization of power happened twenty years ago with BCD processes; today it is happening in the highperformance niches of computing power at the chip architecture level, and it will probably happen soon at the board level with POLs. As the saying goes, the next big thing-digital power in this instance-is already here. It is just not uniformly distributed. Perhaps more importantly for IC companies, a good process portfolio, which includes processes like BCD, takes us beyond the debate of digital versus analog and allows us to focus on solutions.

## Fast Switchmode Regulators and Digital Control

The bulk of the CPU power regulation volumes are in the PC motherboard market, a fiercely competitive market dominated by the Taiwanese motherboard manufacturers operating on a relatively short-term horizon and driven by cost. Accordingly, these motherboards have the lowest possible bill of materials. It follows that the "sweet spot" for power is a voltage regulator built around some very resilient technologies based on the buck converter, which continues to reinvent itself (from buck to sync buck to multiphase to...) and thus far defies any new proposed architecture, and the electrolytic capacitor, which in its latest reincarnation, AluminumPolymer, keeps the emergence of ceramic caps at bay.

More precisely, huge amounts (mF) of "bulk" capacitors are employed in the design of buck converters to supply most of the energy during transient (the time it takes the feedback loop to respond) while a minimum number of ceramics are employed nearby the CPU socket for quasi-instantaneous response.

Modern specifications for CPU regulators require operation inside a tight voltage band ( 50 mV ), while the source of degradation of the regulators is the Equivalent Series Resistance (ESR, in $\mathrm{m} \Omega$ ) of the output capacitors. Consequently at 50 A , the tolerable ESR has to be $<50 \mathrm{mV} / 50 \mathrm{~A}=1 \mathrm{~m} \Omega$.

Until now the $\$ / \mathrm{m} \Omega$ figure of "merit" for electrolytic remains unsur-passed-namely the lowest-and this simple fact explains why any fast converter technology thrown at this niche does not stick, despite the promise to eliminate the "bulky" electrolytics.


Figure 4-28 Digital power control loop.
Thanks to their requirement of desktop power packed inside thin form factors, other applications that currently have less commanding volumes, such as blade servers, offer a different value proposition and privilege size over cost. This niche has become a playground allowing a few companies to develop new and increasingly faster switchmode regulator architectures based on the more expensive but slimmer ceramic capacitors. The ultimate goal is to break the $\$ / \mathrm{m} \Omega$ barrier by the design of switchmode controllers and power train filters that are fast enough to respond at or above the speed of the incoming current step di/dt (say $300 \mathrm{~A} / \mu \mathrm{s}$ ). Such a performance would go beyond the elimination of electrolytics and would reduce drastically the number of ceramics needed on the basis of plain ESR calculations. The underlying architecture would then finally defeat the established technology, with the entire regulation market being the prize. Fairchild is actively researching this field.

Digital switchmode control is a fledgling architecture testing itself against the abatement of the $\$ / \mathrm{m} \Omega$ barrier. In the process, digital control is regularly touted as an "inherently fast" technology. As conventional digital algorithms are sequential in nature, requiring several clock cycles to execute an instruction, there is nothing inherently fast about them. PWM digital control is all about going beyond the CPU's, or even the DSP's architectures, toward hard-wired logic that can respond at the speed of the process technology. Analog techniques, which are at the same process generation level, should be at least as fast.

Accordingly it is likely that at the core of future fast controllers, we will find a fast analog cell, may it be a "fast clamp," transient suppressor, or something similar. Around this fast cell we may find all kinds of bells and whistles, some digital and some analog.

What we need are fast architectures that deal effectively with the CPU voltage regulation-the rest is optional.

## This Page Intentionally Left Blank

## Chapter 5

## Offline (AC-DC) Architectures

### 5.1 Offline Power Architectures

## Introduction

System On a Chip (SOC) companies are claiming that the entire signal path (digital + analog + memory) and even a full GSM system-including power management-will be integrated in the next few years. However, the reality is that this up-integration march, fueled by nano-scale lithography (minimum features less than 100 nm ), ends up defining the product's own technology boundaries: the higher the number of transistors on a chip, the lower their voltage and the more fragile their technology. At the $0.13 \mu \mathrm{~m}$ juncture, for example, the SOC processes work at voltages in the range of $1 \mathrm{~V}-2 \mathrm{~V}$ !

At the other end of the spectrum are the power chip companies creating technologies to deal with high voltages and high currents. Drawing power from the AC line down to an intermediate bus voltage requires robust devices capable of sustaining several hundred volts at several amperes. At the same time, the conversion from bus voltage to final load often requires low voltages at hundreds of amperes of current.

The way power conversion requirements are met in a PC application, from line Power Factor Correction (PFC) to intermediate bus voltage out of the silver box, down to the popular low voltages on the motherboard, nicely illustrates the new high-voltage and high-current silicon technologies and architectures. To describe this evolving power conversion technology, this chapter provides an application example of

Fairchild's single chip controller, the ML4803 PFC/PWM combo, and associated discrete transistors for the AC-DC conversion to intermediate voltage bus. Additionally, DC-DC conversion from bus to low voltage is demonstrated based on Fairchild's FAN5092 buck converter. Future trends in PFC/PWM and DC-DC converters are also discussed.

## Offline Control

## Harmonic Limits and Power Factor Correction

Optimum conditions for power delivery from the AC line are achieved when the electric load, a PC for example, draws current which is in phase with the input voltage (AC line) and when such a current is undistorted (sinusoidal). To this end, IEC 6100-2-3 is the European standard specifying the harmonic limits of various equipment classes. For example, all personal computers drawing more than 75 W must have harmonics at or below the profile demonstrated in Figure 5-1. With modern desktop PSUs drawing from 140 W to 250 W , all PCs shipped to Europe must comply. When it comes to compliance to IEC 6100-2-3, the rest of the world is following Europe's lead at varying paces.

Figure 5-1 illustrates one aspect of the European specification. Notice that the allowance grows stricter for the higher harmonics; however, these harmonics also have less energy content and are easier to filter. According to the specification, the allowed harmonic current does max out above 600 W , making it more challenging to achieve compliance at higher power.

Power Factor (PF) is a global parameter speaking to the general quality of the power drawn from the line. It is related to the input current Total Harmonic Distortion (THD) by the equation

$$
P F=\frac{\cos \varphi}{\left(1+T H D^{2}\right)^{1 / 2}}
$$

where $\varphi$ is the phase shift between line voltage and drawn current. With no phase shift $(\varphi=0)$ and no distortion ( $T H D=0$ ) it follows that $P F=1$. Since the numerator $|\cos \varphi|$ (bars indicate module or absolute value) is bounded between zero and one and the denominator is always higher or equal to one, it follows that $P F \leq 1$.

Since IEC 61000-3-2 specifies the harmonic components of THD, neither $T H D$ nor $P F$ is a sufficient measure of performance. In reality, the harmonic distortion parameter to measure and comply with (as per

IEC 61000-3-2 Limits for PCs


Harmonic order, $\mathrm{n}=3,5, \ldots$ to $39 ; 3.85 / \mathrm{n} m A / W$ at $\mathrm{n}>13$
Figure 5-1 IEC 61000-3-2 harmonic current limits.
Figure 5-1), and the techniques to achieve that compliance generally are called $P F C$.

It is interesting to note that, in theory, the $\cos \varphi$ factor in the $P F$ product can take on negative as well as positive values. Keep in mind that a negative $\cos \varphi$ value corresponds to the situation in which the load circuit is actually supplying real power to the line. In a rectifier circuit based on a diode bridge, this situation is impossible.

## Harmonic Limits Compliance Constraints

The standard way to draw power from the AC line is via a diode bridge rectifier directly applied across the load (Figure 5-2).

If the capacitor is not present, the voltage and current are both rectified sinusoids with no distortion, no phase shift, and $P F=1$ (see Figure 5-3). In this condition, the power delivered to the load consists of a waveform of double frequency, zero minimum (meaning in Figure 5-3 the lowest part of the waveform touches the horizontal axis corresponding to zero power) and instantaneous value of

$$
P(t)=\left(V^{2} / R\right) \times \operatorname{sen}^{2} \omega t=(1 / 2) \times\left(V^{2} / R\right) \times(1-\cos 2 \omega t)
$$



Figure 5-2 Diode bridge rectifier.
where $V$ is the amplitude of the line voltage, $R$ is the load, and $\omega$ is the line pulsation $2 \pi f$, with $f=50 \mathrm{~Hz}$ or 60 Hz . From Eq. $5-2$ the real or average power is

$$
P_{A V E}=(1 / 2) \times V^{2} / R=V_{R M S}{ }^{2} / R
$$

with a time-varying zero average pulsating power of

$$
P_{P U L S}=-(1 / 2) \times\left(V^{2} / R\right) \times \cos 2 \omega t
$$

This simple example provides a model of an ideal rectification scheme as presented to the AC line. On the other hand, the scheme has no energy storage function, and the power delivered at the output of this rectifier has a double-line frequency component.

Continuing in this idealized framework, a typical load actually requires constant (DC) power. Thus, an inherent requirement is a bulk energy storage element, usually realized by an electrolytic capacitor, that handles the difference in power between $P(t)$, the input power, and $P_{A V E}$, the DC output power.

Adding a small capacitor $C$ (the dashed line in Figure 5-2) to this scheme will naturally smooth the voltage across the load, reducing the ripple but also degrading the PFC, as the current waveform now drastically deviates from a sinusoid (see Figure 5-4).

The scheme of Figure 5-2 (with capacitor) represents the conventional, non-PFC architecture used in many commercial applications prior to IEC-61000-3-2.

PFC techniques are all about maintaining an input and output power match in the presence of low input harmonic current content and tightly regulated output voltage.


Figure 5-3 Power line $\left(P_{\text {LINE }}=V_{\text {LINE }} \times I_{\text {LINE }}\right)$ has double frequency.

## PFC Architecture

The general architecture for PFC is shown in Figure 5-5. As discussed in the previous section, a PFC stage will provide a good match between line voltage and current.

Assuming perfect balance ( $P F=1$ ), we find ourselves in the condition of Figure 5-3(a) on the AC line side. On the rectified side, the capacitor $C$ will provide a reactive power

$$
P_{C R} \equiv-V_{C D C} \times C \times 2 \omega \times V_{C R I P P L E} \times \cos 2 \omega t
$$

where $V_{C D C}$ is the DC voltage across the capacitor, $V_{C R I P P L E}$ is its ripple peak, and $\omega=2 \pi f$ is the line voltage pulsation ( $f=50$ or 60 Hz ). Notice that $P_{C R}$ is analogous to $P_{P U L S}$ in the system from Figure 5-2 (no capacitor).


Figure 5-4 Capacitor $C$ effect on voltage and current.


Figure 5-5 Example of PFC architecture.

From Eq. 5-5, we have

$$
V_{C R I P P L E} \cong P_{C R(P E A K)} / V_{C D C} \times C \times 2 \omega
$$

This is a useful design formula showing the trade-offs between size of the capacitor $C$ and its DC voltage and ripple values.

After the PFC stage has taken care of the line's harmonic content, the ripple across $C$ is smoothed out by means of a DC-DC converter designed to have sufficient input ripple voltage rejection.

## PFC and Pulse Width Modulation (PWM) Implementation

A high-level block diagram of the power conversion chain, from an AC line to an intermediate voltage bus $V_{B U S}$ (for example, 12 V ), is shown in Figure 5-6.


Figure 5-6 PFC and PWM chain based on FAN4803.
In Figure 5-6, the control is based on a product called the FAN4803, a very compact chip integrating two control loops on board. The inductor L1, switch Q1 (MOSFET), bulk capacitor $C$, and the diode D1 controlled by one half of the PFC/PWM controller FAN4803 (Figure 5-6), make up the PFC section. Next, the voltage across $C$ is regulated down to the bus voltage by means of a forward converter. The forward converter includes switches Q2 and Q3, diodes D2-D5, passives L2 and C2, the second half of FAN4803 for primary side control, and RC431A for secondary side control. This conversion requires electrical isolation between the high input and the low output voltages. Isolation is accomplished via the utilization of a transformer $T$ in the forward conversion path and an optocoupler H11A817A in the feedback path. Appendix B provides the data sheet of FAN 4803 for more technical details.

## The Controller Architecture

The FAN4803 is powered ( $V_{C C P I N}$ ) from the main transformer T via an auxiliary secondary winding transformer (not shown) yielding a relatively low voltage ( 15 V ). Since every controller I/O pin sees voltages below 15 V , the chip is built in a low-voltage, dense BiCMOS process.

The top portion of Figure 5-7 shows the PFC control loop. The shaping function is accomplished by the continuous current mode architecture, which forces the current to follow the shape of the line voltage. In fact, on the small time period ( $15 \mu \mathrm{~s}$ ) of the relatively fast clock frequency $(67 \mathrm{kHz})$, when $V_{\mathcal{E}}$ is roughly constant, the forced current is also constant. However, with an input voltage [ $V_{\text {LINE }}$, Figure 5-3(a)] crossing zero twice per period ( 100 Hz or 120 Hz ), the current in the inductor will collapse down to zero as well around the rectified line voltage dips [Figure 5-3(b)], yielding a current sufficiently close to the desired shape demonstrated by the $I_{L O A D}$ waveform in Figure 5-3(b).


Figure 5-7 PFC and PWM control loops.

The very low bandwidth of the error amplifier assures control of the output voltage $V_{C}$ according to Eq. 5-6. The PFC and PWM functions can be accomplished with minimum BOM when a synergistic mode of operation between the two sections is implemented. As illustrated in Figure 5-7, the PFC section is controlled with leading edge modulation. The MOSFET Q1 turns off on the clock edge, while turn-on, which corresponds to the leading, or rising edge of the PFC square wave, is under loop control. The PWM section is controlled with trailing edge modulation. The MOSFET Q2 turns on the clock edge while turn-off, which corresponds to the trailing, or falling edge of the PWM square wave, is under loop control. Consequently, with synchronized clocks the two transistors never draw currents concurrently; this further redistribution of the current results in minimum value of the high-voltage input capacitors.

Notice that while on the 50 Hz time scale, the waveforms look like the ones in Figure $5-3$, on the 67 kHz (clock) scale the current will show ripples due to the chopping effects of the switching regulator. In Figure 5-8, $I_{L}$ is the line current and $R_{A M P}$ is the modulator ramp voltage shown on the 67 kHz scale.


Figure 5-8 Ripple in the line current.

## Offline Power Silicon

All the diodes and DMOS switches between the line and the primary of the transformer are high voltage devices. IEC 61000-3-2 specifies a voltage limit up to $240 V_{R M S}$ for single-phase ( $415 V_{R M S}$ for tri-phase) power line distribution. Accordingly, these components are able to withstand voltages in the $400-1000 \mathrm{~V}$ range.

The boost diode D1 in Figure 5-6 (RURP860) is a high-reverse voltage $(600 \mathrm{~V})$, low-forward voltage drop ( 1.5 V at 8 A ), and ultra-fast recovery rectifier ( $t_{R R}<60 \mathrm{~ns}$ ). Its construction is shown in Figure 5-9. The other high-voltage components in Figure 5-6 are the ultra-fast UF4005 free-wheeling diodes, which are also able to stand 600 V , and the switches Q1-3 (FQP9N50). The three FQP9N50 transistors in Figure 5-6 are 500 V -channel enhancement MOSFETs built with planar stripe DMOS process, a process yielding high switching speed and very low "on" resistance ( $0.73 \Omega$ at 10 V of $V_{G S}$ ). Figure $5-10$ shows a cross section of the DMOS transistor. Finally, Figure 5-11 shows the picture of a silver box.


Figure 5-9 RURP860 device cross section.

## DC-DC Conversion Down to Low Voltage

The bus voltage $V_{B U S}$ ( 12 V in Figure 5-12) is distributed and reduced to the popular $3.3 \mathrm{~V}, 2.5 \mathrm{~V}, 1.8 \mathrm{~V}$, or $V_{C P U}$ by means of switching regulators, typically synchronous buck converters.

The FAN5092 step-down (buck) is a two-phase interleaved buck converter switching up to 1 MHz per phase, thanks to its leading edge valley control architecture. This IC is able to directly drive the discrete DMOS transistors' high side Q1-3 (FDB6035AL) and low side Q2--4 (FDB6676S), with integrated drivers exhibiting the lowest impedance in the industry ( $1 \Omega$ ).


Figure 5-10 Cross section of high voltage DMOS transistor.


Figure 5-11 Typical silver box.


Figure 5-12 Buck converter: from $V_{B U S}(12 \mathrm{~V})$ down to 3.3 V .

## Future Trends

Active power correction allows us to meet easily IEC 6100-3-2 power factor specifications but unquestionably requires a relatively heavy bill of materials. The state-of-the-art FAN4803 helps reduce the silicon complexity by integrating two controllers on the same die. These two controllers each require a full set of passive components to do their part of the job. Ideally, what is needed in the future is a true, single-stage PFC/PWM controller that will cut in half-or less-such complexity. Integration of the PFC/PWM function is in its infancy. In the future, slick new architectures will be developed that will significantly cut the BOM of current implementations.

As far as power distribution trends are concerned-DC-DC conversion from $V_{B U S}$ to low voltage-the dominant architecture today is based on the resilient, interleaved synchronous buck converter. The challenge will be to reduce the bank of output capacitors by means of fast architectures that can respond quickly to load changes. Advanced work in these areas is intense, but the prize for such breakthroughs will be as big as the entire power conversion market.

### 5.2 Power AC Adapter: Thermal and Electrical Design

Thermal and electrical design techniques satisfy new requirements for AC adapters.

## Introduction: The Challenge

The power management industry makes a tremendous effort to reduce the power dissipated by modern appliances, such as cell phones. A top priority is to find ways to extend the battery life of such devices. This narrow focus on extending untethered operation has generally limited the power management effort to the consumer side of the appliance, leaving the other side-the one concerned with wall power (as in the case of a cell phone's AC adapter)—relatively neglected.

Energy trends and regulations, however, such as the EPA's Energy Star ${ }^{(8)}$ initiative that focuses on single voltage external AC-DC power supplies, are pushing for devices, including AC adapters, to meet or exceed specific active and no-load mode requirements in order to claim compliance to these initiatives and associated labels. Active mode refers to the device-for example a charger-providing power to an active load. A battery under charge would be an example of active load. A charged battery, even if connected to a charger, would not draw power and hence would represent a case of no load.

In addition to being efficient in both light and full load operation, an AC adapter also should be as small as possible for ergonomic reasons. Such minimum size (and maximum power density) is, in turn, defined by the amount of heat that an AC adapter cube can dissipate while maintaining reasonable temperatures.

## AC Adapter Power Dissipation

The AC adapter brick transfers power from the line to the load with a certain efficiency such that

$$
\eta=P_{\text {OUT }} I P_{\text {IN }}=P_{\text {OUT }}\left(P_{\text {OUT }}+P_{D}\right)
$$

where

$$
\begin{aligned}
\eta & =\text { efficiency } \\
P_{O U T} & =\text { power delivered to the load } \\
P_{I N} & =\text { input power drawn from the AC line }
\end{aligned}
$$

$$
P_{D}=\text { power dissipated inside the AC adapter }
$$

Inverting equation Eq. 5-1 yields the relation between dissipated power and output power

$$
P_{D}=P_{\text {OUT }} \times(1-\eta) / \eta
$$

From Eq. 5-2, we see that a switching regulator with an efficiency of 80 percent inside the adapter will lose an amount of power equal to 25 percent of the delivered power, while a linear regulator with 50 percent efficiency will lose an amount of power equal to the one delivered to the load, or half of the power drawn from the line. In this example, the linear regulator dissipates four times ( $1 / 0.25$ ) more power than the switching regulator in operation. Accordingly, a $5 \mathrm{~V} / 620 \mathrm{~mA} A C$ adapter delivering a peak power of 3 W will leave, inside the adapter box, 750 mW in switch-mode and 3 W in linear mode.

## AC Adapter Case Temperature

AC adapters generally are required to have a max case temperature below $75^{\circ} \mathrm{C}$. The heating of the case is proportional to the power dissipation and to the ambient temperature (assume max $45^{\circ} \mathrm{C}$ ). The amount of heat that can be dissipated inside an enclosed box is governed by the thermodynamics laws for heat convection and radiation. A simple model of a plastic box was analyzed with ANSYS, a thermal simulator based on the finite element method. The box had the following dimensions:

$$
V=h \times w \times l=0.5 \times 1 \times 2=1 \mathrm{in}^{3}
$$

where

$$
\begin{aligned}
& h=\text { height } \\
& l=\text { length } \\
& w=\text { width of the box, including a heat source }
\end{aligned}
$$

The box was heated with a power source and temperature profiles were obtained for the box surface. This first-order simulation showed that it would take 1 W of power dissipation inside the box to produce a peak temperature on the box surface-in the spot closest to the heat source-of roughly $74^{\circ} \mathrm{C}\left(45^{\circ} \mathrm{C}\right.$ ambient).

Accordingly, the switching regulator discussed previously could be placed comfortably inside such a box without overheating it, while the linear regulator would certainly exceed the maximum allowed temperature limits.

## Active and No-Ioad Operation

The ENERGY STAR specification for single voltage external AC-DC and AC-AC power supplies took effect on January 1, 2005.

To meet Energy Star efficiency criteria for active mode, the 3 W AC adapter in our example will need to have efficiency above 60 percent. In no-load mode the same device should consume less than 0.5 W . State-of-the-art designs can go as low as 0.1 W unloaded. However, such levels of performance cannot be met by traditional and generic solutions.

## Development of a Solution

Fairchild's performance offerings for AC adapters are based on a solid, high-voltage mixed BCD process. They offer a highly integrated, monolithic flyback architecture that already has reduced the number of components needed to build the AC adapter, making it a cost-effective solution even when compared to dis-integrated solutions. The following will discuss what it takes to design an integrated circuit (FAN210 in Figure 5-13) suitable to implement an AC adapter (the entire circuit in Figure 5-13 is the full AC adapter) to meet light load and no-load operation.


Figure 5-13 AC adapter simplified block diagram.

Power dissipation at no-load has many contributors to losses, including:

- IC power consumption
- snub network
- transformer
- bridge rectifier

All the losses associated with these elements have to be cut down substantially to stay within the allowed budget of 0.3 W .

A flyback architecture is just fine for full load operation, but it would not satisfy the no-load requirements. However, burst mode operation can be implemented in silicon (FSD210) to achieve the no-load objective. By virtue of gating the clock frequency and stopping it under light load conditions, the AC adapter is able to operate at the nominal frequency only for brief bursts and then "sleep" for the rest of the cycle-effectively reducing the frequency of operation down to a few kHz during no-load or light load operation (Figure 5-14). As most of the losses listed above vary proportionally to the frequency, burst mode reduces each substantially, allowing the device to easily meet the desired no-load power budget.

Figure 5-14 shows the output variations around the reference voltage, $V_{F B}$ illustrates the mechanism of entering/exiting burst mode, and $I_{D S}$ and $V_{D S}$ illustrate the bursts of current and voltage, respectively, associated with the DMOS integrated power transistor.

Implementation of the burst mode operation in both silicon and board design can happen very quickly. To speed the process, Fairchild makes available the "FPS' ${ }^{\text {TM }}$ Design Assistant," a simple and effective software design tool that is also available online on Fairchild's website (see application note AN4137 online at www.fairchildsemi.com for details).

The result of the demand for better power dissipation is the Fairchild Power Switch ( $\mathrm{FPS}^{\mathrm{TM}}$ ) FSD210, an off-line power switcher (see Figure 5-13). This device combines a SenseFET lateral DMOS transistor (LDMOS) for current driving and sensing ( 700 V minimum breakdown rating) with a voltage mode PWM IC-a combination that minimizes external components, simplifies the design, and lowers power dissipation and cost in targeted power saving or, green mode AC adapter applications. Figure 5-15 shows a compact traveler adapter with FSD2 10 circled. Appendix C provides the data sheet of FSD210 for more technical details.


Figure 5-14 Illustration of burst mode operation.


Figure 5-15 A compact traveler adapter with FDS210 circled.

## Conclusion

Miniaturization trends of modern electronic appliances, and their market diffusion by the billions, fuel a keen interest in more efficient designs. This is evident by the many protocols and initiatives already in place. Power requirements are pushing technology advancements beyond the traditional, cost-oriented model of minimizing the appliance's BOM. To meet these demands, AC adapter performance can be adequately met with proper thermal and electrical design techniques. Even with rising power requirements of today's smart phones-convergent devices that deliver all the data voice and video features imaginable-it seems safe to predict that the AC adapter will not be the bottleneck for power delivery when designs are based on efficient switching architectures.

## Chapter 6

## Power Management of Ultraportable Devices

### 6.1 Power Management of Wireless Computing and Communications Devices

Cellular telephone technology is one of the best success stories of recent years for its ability to keep the user working untethered for the entire day, with a single overnight recharge. The ultimate vision for this technology is the smart phone, which would have the advanced functionality of a handheld computing device, a digital still camera, a global positioning system, a music player, a portable television set, a mobile phone, and more in a convergent device. Reaching such a level of functionality without compromising the usage model will present enormous challenges as well as opportunities for the electronics industry and in particular for power management.

## The Wireless Landscape

The wireless landscape is, and will remain for many years, very fragmented along both geographical and communications standards lines.

Three generations of digital cellular technologies-second (2G), third (3G), and in-between ( 2.5 G )—already coexist (see Table 6-1).

Japan is ahead of the pack with 3G (W-CDMA and CDMA2000 flavors), while as I write the United States is building the infrastructure to provide 2.5 G technology. Europe and Asia are somewhere in between.

Table 6-1 Common Cellular Standards

| Generation | Symbol | Type | Description | Speed |
| :--- | :--- | :--- | :--- | :---: |
| Second | $2 G$ | GSM | Global System <br> Mobile | 14.4 Kbps |
| Two and a <br> half | 2.5 G | GPRS | General Packet <br> Radio Service | $25-40 \mathrm{Kbps}$ |
| Third | 3 G | EDGE | Enhanced Data Rate <br> GSM Evolution | $>144 \mathrm{Kbps}^{\mathrm{a}}$ |
| Third | 3 G | CDMA, <br> W-CDMA | Wideband Code <br> Division Multiple <br> Access | $>2$ Mbps |

a. 2 Mbps standstill, 384 Kbps walking, 144 Kbps .

The Japanese typically do not own home computers and rely increasingly on their phones to exchange text messages as well as access email and the Internet. If this behavior takes hold elsewhere, the future of smart phones is assured.

The real possibility that smart phones will become the next disrupting technology-meaning that the success of smart phones will threaten almost every other established consumer technology, including PCs and notebooks-seems to be confirmed by the recent entrance into the wireless arena of powerful novices like Intel and Microsoft.

## Power Management Technologies for Wireless

The majority of cellular and handheld devices are powered today by single cell Lithium-Ion batteries. The wireless semiconductor smart ICs in the signal path, following an established industry-wide trend, are mostly designed in sub-micron, low voltage, and high density processes. Consequently the power management ICs are-with a few exceptions-low voltage devices themselves, bridging the gap between the power source voltage range ( $2.7-4.2 \mathrm{~V}$ ) and the operational voltage of the signal ICs ( $1-3.5 \mathrm{~V}$ ). Such low operational voltages in conjunction with the necessity of low quiescent currents for long standby times have established low voltage CMOS ( $0.5 \mu \mathrm{~m}$ minimum feature at his juncture) as the process of choice for wireless voltage regulators. Since in these applications the space is premium, these voltage regulators come in very small packages (see Figure 6-1), from leaded to lead-less to chip scale varieties.


Figure 6-1 Small form factor packages for voltage regulators.

## Cellular Telephones

For the next few years, the cellular telephone will remain the dominant wireless device, accounting for 80 percent of total units. Handheld devices and smart phones will account for the remaining 20 percent in roughly equal amounts.

Figure 6-2 shows the typical block diagram of a 2.5 G digital cellular telephone, in the class of the T68 mobile phone by Sony Ericsson.


Figure 6-2 Block diagram of 2.5 G mobile phone.
Each block requires a specialized power supply. The RF section is particularly sensitive to noise and is best served with low noise linear regulators, while other sections will be served by either linear or switching regulators based purely on architectural and cost constrains.

Figure 6-3 illustrates a possible strategy for the configuration illustrated in Figure 6-2.

The battery can directly power the audio LDO since its output voltage $(2.5 \mathrm{~V})$ is below the minimum operational battery voltage $(2.7 \mathrm{~V})$. The rest of the LDO outputs fall somewhere inside the battery range of operation ( $2.7-4.2 \mathrm{~V}$ ) and consequently, need a higher supply voltage, in this case provided by the boost converter. The DSP core at 1 V will need a dedicated buck


Figure 6-3 Power management strategy for a cellular telephone.
converter, while the LCD display contrast at 20 V will need a dedicated boost converter.

Figure 6-4 shows the block diagram of the power management system. In this case, a total of seven voltage regulators are necessary to power this device.

Finally, Table 6-2 shows a wide selection of chips, classified by function, from which to draw for each of the elements in Figure 6-4.


Figure 6-4 Mobile phone power management system.

Table 6-2 Semiconductor Building Block for Wireless Applications

| $\begin{aligned} & \hline \text { LDO (RF) } \\ & \text { ILC7010 } \\ & \text { ILC7011 } \\ & \text { ILC7071 } \\ & \text { ILC7080/LLC7081 } \\ & \text { ILC7082 } \\ & \text { ILC7080 Dual } \end{aligned}$ | LDO <br> FAN2502/3/10/11/12/13 <br> FAN2534/5 <br> FAN2544 Dual <br> FAN2558 Low Voltage <br> FAN2591 with reset | DC-DC Converter <br> ML4854 Boost <br> ML4855 Boost <br> FAN5301 Buck <br> FAN5303 Buck <br> ILC6363 Buck-Boost <br> FAN2321 Buck-Boost | Charge Pumps <br> FAN5660 <br> FAN5601 regulated <br> FAN5602 regulated <br> FAN5603 regulated |
| :---: | :---: | :---: | :---: |
| LDC \& Backlight Boost <br> ILC6383 <br> FAN5377 <br> (Main + LCD bias) | Audio Amplifier FAN7000D Headphone FAN7005 Headphone FAN7021 $8 \Omega$ Speaker FAN7023 $8 \Omega$ Speaker | PA Controller <br> KM4112 <br> MS4170/4270 <br> KM7101 | Wall Adapter <br> FSDH0165 <br> Ka5L/M/H0165RN <br> Ka5L/M/H0165RVN <br> Ka5L/M/H0265RN <br> Ka5L/M/H0265RVN |
| White LED Driver <br> FAN5611/2/3/4 Matched FAN5610 Any LED FAN5620 Serial | Dual MOSFET <br> FDW2501/3NZ <br> (TSSOP8) <br> FDS9926A (SSOP8) | Charge Controller <br> FAN7563 <br> Tiny Logic ${ }^{\text {TM }}$ <br> NC7S/SZ/SBxx | Supervisory <br> FM809/10 <br> FM1233 <br> FM6332/3/4 <br> ILC803/9/10 |

## Wireless Handheld

A lot of activity is going into wireless handheld devices, thanks to their potential to intercept and take over a share of the cellular market. Figure 6-5 shows the typical block diagram of a 2 G wireless handheld, in the class of the recently announced Palm i705.


Figure 6-5 Block diagram of a 2G handheld computer.

Here again each block requires a specialized power supply, but due to the absence of a DSP and of the SIM card, the power management is a bit leaner than for the case illustrated in Figure 6-2.

With similar considerations to those used for Figure 6-4, Figure 6-6 shows the strategy chosen for the handheld power management and Figure 6-7 shows the implementation, obtained with a total of five regulators.


Figure 6-6 Power management strategy for wireless handheld.


Figure 6-7 Handheld power management system.

Here again the specific components can be drawn from Table 6-2.

## Charge

Important elements of both cellular phones and handheld devices are the external AC adapter and the internal charger. Many AC adapters on the market are very simple implementations based on a transformer, a bridge rectifier, and a resistive current limit. More sophisticated controls can be obtained with integrated controllers such as those indicated in Table 6-2.

The Lithium-Ion charger is a constant-current/constant-voltage regulator that is either implemented with specialized controllers (see Table 6-2 for an example) or by PWM of a pass transistor controlled directly by the CPU.

## Protection and Fuel Gauging

This section deals briefly with the in-battery electronics, namely that section of power management residing inside the $\mathrm{Li}^{+}$cell.

Lithium-Ion cells' energy density makes them dangerous elements that need a very precise protocol for charge and handling. Overcharge needs to be prevented as well as undercharge, which leads to reduced energy storage.

To this end, protection electronics measures the battery voltage and opens a pass transistor as soon as the charge voltage threshold is crossed.

Fuel gauging is necessary to be able to display the state of charge of the battery and predict the residual time of operation in battery mode. This is an interesting and challenging feature because residual time of operation matters to the user only toward the end of the battery charge, exactly when the accuracy of the prediction begins to falter. In fact, no matter how precise the measurement system, eventually the residual time of operation will translate into an amount of residual charge that is of the order of magnitude of the system precision, leading to increasing prediction errors as the battery approaches the empty state. This results in the requirement of amazing levels of precision in the current measurement. The measure of current over time is also referred to as Coulomb counting. Analog front-end amplifiers are called to resolve micro-Volts of voltage drops across small sense resistors, followed by 10-bit or higher order A-D (Analog to Digital) converters. The actual processing of the row data today-at the 2 to 2.5 G juncture-is generally done in the central processing unit. With 3G systems and above and with smart phones, we expect that the taxing of the DSP-or its succes-sor-will be such that the fuel gauge data processing will be decentralized, leading to smart fuel gauge devices incorporating compact 8 -bit microcontrollers.

Figure 6-8 shows an example of an integrated combo fuel gauge and protection control IC that utilizes Fairchild's dual MOSFET FDW2508D as the pass transistor for the protection section.


Figure 6-8 Fuel gauge and protection with FDW2508P as the pass transistor.

## Convergence of Cellular Telephone and Handheld

By studying the block diagrams in Figure 6-2 and Figure 6-5, it becomes obvious how similar the two systems are. Both rely on the same radio technologies and frequency ranges, Bluetooth for device-to-device networking, single Lithium-Ion for power source, etc.

In fact, it is easier to point out the differences between the two devices. The DSP, present in the cellular phone only, is a key differentiator allowing for voice processing. Otherwise, it really comes down to size. The handheld typically will have a bigger screen and more memory (Flash memory for operating system, phone book, and files storage and SRAM for temporary data storage) as well as stereo audio for music player emulation (MP3).

A few examples of smart phones, namely handheld devices with DSP on board, already are appearing in the market. One early example is the Blackberry 5810, a handheld PC that can be transformed into a cellular phone by means of a hands-free module connected to the device via a 2.5 mm jack.

As pointed out at the beginning of this chapter, the challenge for the electronics industry is in part technological (will the smart phone be able to deliver the same standby and talk times to which the cellular customers are accustomed?) and in part cultural (will the Japanese model of connectivity illustrated at the beginning of this chapter prevail?).

## Future Architectures

At the 3G juncture, the system complexity for cellular and smart phones is such that one DSP is not enough and an additional DSP or ASIC often is necessary to support video and audio compression. In turn, this increases power consumption and reduces battery operation time.

Adaptive Computing Machines (ACMs) are a new class of ICs appearing on the horizon that promise to solve the power dissipation problem by means of a flexible architecture that optimizes software and hardware resources.

Power management in wireless devices is a pervasive issue that encompasses every element in the signal as well as in the power path. With system complexity increasing dramatically from one technology generation to the next, the long duration of untethered operation in wireless devices can be preserved only through the introduction of new breakthrough technologies. New architectures along the lines of the aforementioned ACMs as well as the conversion of large scale ICs from bulk CMOS to Silicon On Insulator (SOI) should go a long way toward reducing the power dissipation of the electronic load. At the other end of the equation, new and more powerful sources of power, such as fuel cells, should be able to provide higher power densities inside the same cell form factor. The entire technology arsenal should be able to continue to provide more features at no compromise.

Power conversion technologies already have achieved impressive efficiencies, reaching peaks of 95 percent. Accordingly, they are a critical element of the power management equation but not its bottleneck. The holdups are at the process and power source levels, and eliminating these bottlenecks will require new process technologies that lead to chips with reduced power dissipation and new power sources with higher power density. The analog building blocks for effective power management of a wireless device in its present and future incarnations are already in place. It is not uncommon today to find these building blocks assembled inside
custom combo chips. In this case, such combo chips integrate the entire power management function on board a single IC. Voltage regulatorstoday designed with $0.5 \mu \mathrm{~m}$ minimum features-will continue to follow the CMOS minimum feature reduction curve, staying only a few technology generations away from the loads they are powering (state-of-the-art $0.13 \mu \mathrm{~m}$ minimum features). Accordingly, they will continue to be able to sustain adequately the power, performance, and cost curve that will be required to power future generations of wireless devices.

### 6.2 Power Management in Wireless Telephones: Subsystem Design Requirements

Trends in power management are driven by a demand for products loaded with features. Convergent wireless devices, such as smart phones that combine the features of cell phones, PDAs, digital still cameras (DSCs), music players (MPs), and global positioning systems (GPSs), stretch many technology boundaries, including those of power. This section discusses the latest power management products being used in today's most sophisticated cellular phone designs.

## Smart Phone Subsystems

A state-of-the-art smart phone system (with handset and AC adapter/charger) can be divided into up to five main board constituents: display board, baseband main board, keypad board, $\mathrm{Li}^{+}$in-battery board, and AC adapter board. Additional modules may be present for DSC, Bluetooth, or other functions. Accordingly, power management breaks down along these five subsystems. Figure 6-9 illustrates such system partitioning. We will review these subsystems with respect to their power management chips' content, both integrated and discrete, including Light Emitting Diodes (LEDs). These power management chips are:

1. LED driver ICs and four white LEDs in the display board
2. LED drivers and eight white or blue LEDs in the keypad board
3. Power management ICs in the main board
4. Lithium-Ion protection and fuel gauge ICs and MOSFETs in the battery pack
5. Offline regulator ICs in the AC adapter board

Figure 6-10 shows the corresponding block diagram for a cell phone in the class of Nokia's 7650, which integrates a digital camera.


Figure 6-9 System partitioning of a state-of-the-art smart telephone system.


Figure 6-10 Block diagram of a smart phone system.

## Display Board

In monochromatic displays, the backlight can be made up of different colors, which generally are obtained with four LED lamps of the same color. In smart phones the color, Thin-Film Transistors (TFT) Liquid-Crystal Display (LCD), necessarily requires only white backlighting. White LED diodes have low forward voltage (around 2.7 V ) and require a simple DC current to produce light. Accordingly, a low DC power source ( $\mathrm{V}_{\mathrm{DD}}$ in Figure 6-11), as low as 3.1 V , is necessary to bias these devices. Thanks to such low bias voltage, the four LEDs can operate directly off a single cell Lithium-Ion, the power source of choice in cellular telephones.

A monolithic quadruple LED driver, such as Fairchild Semiconductor's FAN5613 (shown in Figure 6-11), can be housed in a tiny MLP 8-lead package and provide up to 40 mA bias for each diode.

As continuous-time current control may result in poor color consistency, the LEDs can be excited with a pulse width modulated source via the ON/OFF pin to achieve higher color fidelity.


Figure 6-11 Bias scheme for White LED driver with FAN5613.

## Keypad Board

Similar to the display configuration, the keypad is also illuminated by LED lamps. In this case, eight white or blue LEDs generally are utilized. For blue backlight, eight QTLP601C-EB InGaN/Sapphire surface mount chip LEDs (shown in Figure 6-12) can be used, with two Fairchild FAN5613 LED Driver ICs driving them.


Figure 6-12 QTLP601C-EB low VF blue LED lamp.

## Main Board

The main board contains the vast majority of the electronics, from the baseband DSP and application MCU to the transceiver and analog interface. Each of these blocks is powered by a dedicated voltage regulator. The growing complexity of smart phones requires strict management of the power source. This is obtained by means of a "power manager" inside the baseband processor, communicating to the outside world via logic signals. On the power source side, the voltage regulators are able to receive such logic signals and react accordingly.

In some instances, all the regulator is required to do is to enter into a light load operation or sleep mode or into a shutdown mode via direct logic signals. In other instances, such as in powering the baseband processor, power management is more sophisticated and requires a voltage
source that varies with the task at hand, delivering just enough power as necessary and no more. In this case, a voltage regulator, coupled with a DA converter and a serial bus with the ability to communicate with the host microcontroller, is required. While this technique may sound exotic, such power management schemes are commonplace in notebook computing, battery operated devices that long ago crossed the threshold of complexity that today's smart phones have just now reached. (Examples of popular power management techniques in notebooks are SpeedStep ${ }^{\mathrm{TM}}$ from Intel and PowerNow ${ }^{\mathrm{TM}}$ from AMD.)

Figure 6-13 illustrates an example of distributed power management on the main board. The combination of a simple buck converter and an SMBus serial-to-parallel interface, such as the FM3570 by Fairchild, allows the CPU to drive the $\mathrm{V}_{\text {core }}$ supply with a 5-bit D-A converter resolution. A combination of switching and linear regulators assures a good compromise between simplicity and performance, and all the devices can be shut down via a dedicated logic pin.


Figure 6-13 Example of distributed power management system for the main board.

## Battery Pack

The power management inside the battery pack consists mainly in the Lithium-Ion protection and fuel gauge ICs and MOSFETs. The protection electronics measures the battery voltage and opens a pass transistor as soon as the charge voltage threshold is crossed. Fuel gauging is necessary
to display the battery's state of charge and to predict the residual time of operation in battery mode. Figure 6-14 shows an example of in-battery electronics that uses Fairchild's dual MOSFET FDW2508D as the pass transistor for the protection section.


Figure 6-14 In-battery fuel gauge and protection with FDW2508D.

## AC Adapter

The AC adapter board rectifies the AC line and converts it down, either to a low DC voltage manageable by the main board, or directly to a constant-current/constant-voltage charging algorithm required by the single Lithium-Ion cell, in which case it performs both the functions of adapter and charger. A charger on the main board will be required only in the first case. In Figure 6-15 the AC adapter/charger is based on an offline switch-


Figure 6-15 AC adapter for single cell Lithium-Ion.
ing architecture for the best efficiency. In this example, the high voltage product called the FSDH0165 is powered directly by the AC line and integrates the power into the DMOS transistor for minimum complexity. Later in this chapter, we will discuss in more detail the AC adapter/charger subject.

The power management of state-of-the-art wireless telephones typically breaks down along five main subsystems, each following its own integration dynamics. The main board requires many low voltage sources and lends itself to higher levels of integration. At the opposite end is the AC adapter (or adapter/charger) with its requirement of high voltage ( $600-800 \mathrm{~V}$ ) and galvanic isolation with respect to the low voltage side. The keypad board and display can be serviced by the same class of technologies, namely LEDs and LED drivers, while the in-battery electronics is another unique domain where true mixed signal technologies are needed for fuel gauging and protection.

It seems safe to say that the natural boundaries of these subsystems and the diversity of the technologies needed in each of them will assure a plurality of technologies, solutions, and players in the power management of wireless devices.

### 6.3 Powering Feature-Rich Handsets

Market trends show that devices incorporating color screens, camera phones, and Personal Information Management (PIM) applications are growing steadily. For example, market data by major market research companies like Dataquest and iSuppli point to the possibility that in 2006 the number of smart phones will be larger than the number of the notebook computers shipped that year and will far outnumber single function devices like digital still cameras and PDAs.

With this in mind, we have little doubt that newly emerging applications in cell phones and handhelds, such as video streaming and high quality digital media playback, will soon become legitimate in high-end handsets and will later be embraced by the mainstream.

In this section, we will look at the challenges that such complex devices pose, with a special focus on power management. We will also discuss new solutions and future trends.

## Growing Complexity and Shrinking Cycle Time

Today's OEMs play in complex markets, spanning across different plat-forms-second generation or 2G platforms such as GSM, Time Division Multiple Access (TDMA), and CDMA, and 3G platforms such as W-CDMA and CDMA2000-and each proposed in different models. See Table 6-1 for a review of these acronyms.

For the best time to market, the reference design for a single platform typically will rely on a relatively rigid "core" chipset, while a more flexible periphery will accommodate a model's differentiation within the given platform. In other words, it takes time, sometimes up to a year, to develop new chips that incorporate new features. Consequently a product can go on the shelf faster if it can rely on a rigid core inherently undifferentiated with the differentiation-new features, better performance, etc.-that is accommodated with add-ons. The resulting product may be less integrated and more bulky but goes to market faster. Hence, the final architecture of a product, like the one in Figure 6-16, is influenced by technical factors as well as by time. In the system illustrated in Figure 6-16 the power man-agement-the section of interest for us-is accomplished with a core PMU tightly integrated inside the chipset and an auxiliary PMU servicing the add-on features.

Figure 6-16 illustrates the core chipset, with the baseband section, including the application $M C U$ handling the data, the $D S P$ for voice, FLASH memory, the RF section (with its receiving RX and transmitting TX blocks), and the power management unit section.

A number of add-on modules, such as Bluetooth for untethered data transfer on a short distance, cameras, and LCD modules surround such a core chipset. These blocks require additional power provided by an auxiliary PMU, represented by the PMU add-on block in Figure 6-16.


Figure 6-16 Block diagram of the handset mainboard.

## Power Management Unit

The increasing number and performance of smart loads supported by the power management unit demands an increasingly sophisticated PMU, capable of going well beyond providing the basic functions of voltage regulation, charging, and fuel gauging.

In sophisticated systems, the PMU may need to be programmable in order to become platform-specific via software implementation of the protocol. To this end the PMU must be capable of communicating with the
host CPU via a serial interface (I2CBus or similar). This is to adjust the power delivery mode to the load demand (heavy, light, or intermediate) and to take responsibility for many critical functions, such as power sequencing, at a time when the communication bus is disabled.

Such PMU can be implemented with varying levels of integration, perhaps initially starting with a solution based on multiple chips for fast time to market, and subsequently up-integrating to a single package (Multi-Chip Package or MCP) or even a single IC, depending on the volumes and other considerations.

## Low Dropouts (LDOs)

In Figure 6-17, a microcontroller-based power management architecture provides all the hardware and software functions, as discussed above, in a multi-chip implementation. When defining this unit, many trade-offs need to be considered. The $\mathrm{Li}^{+}$low voltage ( 3 V typical) power source is conducive to a high level of integration on standard CMOS. However, this choice hits a snag if a charger, interfacing with an external AC adapter, needs to be integrated, in which case the process technology needs to withstand voltages well above the standard 5 V of CMOS.

Ultimately, if the cost structure allows for its high mask count, a powerful mixed signal BCD process can enable a true single chip solution capable of handling high voltage, high current, and high gate count. As illustrated in Figure 6-17, each subsystem in the handset requires its own specific version of power delivery-low noise LDOs in the RF section and low power LDOs elsewhere. Each subsystem also requires an efficient buck converter for the power consuming processors, a boost converter in combination with LED drivers for the LED arrays, and a linear charger interfacing the $\mathrm{Li}^{+}$battery with the external AC adapter during charge.


Figure 6-17 Power management unit.

### 6.4 More on Power Management Units in Cell Phones

The power management of cell phones is one of the most dynamic areas of growth for integrated circuits. Recently, a number of PMUs for cell phone applications have appeared on the market. Handset PMUs range from low integration (single function building blocks) to medium integration (three to ten integrated regulators) to high integration (entire power management, audio power amplifiers, etc.). Interestingly enough, a systematic study of numerous recently released handsets shows no clear trend with respect to levels of integration. Different business models and privileging aspects, from performance to size to cost to time-to-market, explain this fragmented picture. This section focuses on complex PMUs and the capabilities that drive successful product offerings in this area.

Ultraportable devices are feeding the up-integration trend due to shrinking handset dimensions and increasing capabilities such as color displays and the convergence of cell phones with PDAs, DSCs, MP3s, GPSs, and the like. This phenomenon is somewhat similar to what happened in the early 1990s when the shrinking of Hard Disk Drives (HDDs) went from $3.5^{\prime \prime}$ to $2.5^{\prime \prime}$ to $1.8^{\prime \prime}$ and below, which pushed up-integration despite increased costs. In that case, size reduction was paramount (i.e., it didn't matter if the single die would cost more than the dis-integrated solution, due to the inherent lower yield of a bigger die). At that time, many power management companies, lagging on the large-scale integration power process curve needed for that function (Bipolar-CMOS-DMOS), had no choice but to exit the market.

One important difference between the HDDs of the early 1990s and the cellular telephones of today is that, due to its low power and low voltage, the power management IC up-integration in cell phones does not require specialized processes. Instead, this integration can often be accomplished with run-of-the-mill $0.35-0.25 \mu \mathrm{~m}$ CMOS homegrown technology, or with processes easily available at the foundry houses.

Because today's process technology does not appear to be a big barrier, we are witnessing the emergence and participation of fab-less power semiconductor startup companies, a business model not seen before. These are companies with no fabrication facilities that rely on external foundries for chip production. Hence, contrary to what happened with HDDs, we are witnessing an abundance of players at the starting line of the cell phone up-integration race.

## Barriers to Up-Integration

The power section in a cell phone, including the power audio amplifiers and charger, is relatively simple; it consists mostly of an array of lowpower linear regulators and amplifiers. The complexity comes from managing these functions, which require reliable data conversion and the additional integration of digital blocks such as SMBus for serial communication and state machines, or microcontrollers, for correct power sequencing. Such levels of complexity on board a single die bring their own set of problems, like interference from cross-talk noise.

This new class of power management devices requires technical skills, as well as IP and CAD tools, which go beyond the traditional power team's skill set and cross into logic, microcontroller, and data conversion fields. Such an extension of the capability set in the power management space can be a barrier to entry for traditional analog power companies, while cost competitiveness will likely be a barrier with which the fab-less startups will have to contend.

## PMU Building Blocks

Highly integrated power management units are often complex devices housed in high pin count packages. Available devices range from 48 to 179 pins. Such units either can be monolithic, with perhaps a few external transistors for heavy-duty power handling, or multi-chip solutions in a package (MCP). The complexity effectively makes these units custom devices. Because of the custom nature of these units, the following section will discuss the architecture (Figure 6-17) and fundamental building blocks of a PMU in generic terms rather than focusing on a specific device. For the same reasons, building blocks will be illustrated by means of available stand-alone ICs.

Figure 6-17 illustrates a generic microcontroller-based power management architecture, providing all the hardware and software functions, as discussed above. Many trade-offs need to be considered when defining this unit. Some of the regulators, like the charger, are required to provide a continuously rising level of power, which may be difficult to accommodate on board a single CMOS architecture. For example, an external Pchannel DMOS discrete transistor, such as Fairchild's FDZ299P, housed in an ultra-small BGA package can help solve the problem. As illustrated in the figure, each subsystem in the handset requires its own specific flavor of power delivery. Low noise LDOs like Fairchild's FAN5234 are used in the RF section and low power LDOs like FAN2501 are used elsewhere. This architecture also requires an efficient buck converter for the power consuming processors as well as a boost converter in combination with LED drivers for the LED arrays.

## CPU Regulator

Figure 6-18 shows the die of the FAN5307, high-efficiency DC-DC buck converter; the big V-shaped structures on the left are the integrated P - and N -channel MOS transistors, while the rest of the fine geometries are control circuitry. The FAN5307, a high efficiency low noise synchronous PWM current mode and Pulse Skip (Power Save) mode DC-DC converter, is designed specifically for battery-powered applications. It provides up to 300 mA of output current over a wide input range from 2.5 V to 5.5 V . The output voltage can be either internally fixed or externally adjustable over a wide range of $0.7 \mathrm{~V}-5.5 \mathrm{~V}$ by an external voltage divider. Custom output voltages are also available.


Figure 6-18 FAN5307 buck converter.
Pulse skipping modulation is used at moderate and light loads. Dynamic voltage positioning is applied, and the output voltage is shifted 0.8 percent above nominal value for increased headroom during load transients. At higher loads, the system automatically switches to current mode PWM control, operating at 1 MHz . A current mode control loop with fast transient response ensures excellent line and load regulation. In Power Save mode, the quiescent current is reduced to $15 \mu \mathrm{~A}$ in order to achieve high efficiency and to ensure long battery life. In shut down mode, the supply current drops below $1 \mu \mathrm{~A}$. The device is stand-alone and is available in 5-lead SOT-23 and 6-lead $3 \times 3 \mathrm{~mm}$ MLP packages.

Figure 6-19 shows the voltage regulator application complete with external passive components. The integration of the power MOS transistors leads to a minimum number of external components, while the high frequency of operations allows for a very small value of the passives. Appendix D provides the data sheets of FAN5307 for more technical details.


Figure 6-19 FAN5307 application.

## Low Dropout Block

Due to the relatively light loads (hundreds of mA rather than hundreds of Amperes as in heavy-duty computing applications), low voltages (one $\mathrm{Li}^{+}$ power source or 3.6 V typical), and often low input-to-output dropout voltages, simple linear regulators are very popular in ultraportable applications. Figure 6-20 shows the die of the FAN2534 low dropout ( 180 mV at 150 mA ) regulator: a state-of-the-art CMOS design that targets ultraportable applications and is characterized by low power consumption, high power supply rejection, and low noise. Here again, the V -shaped structure is the P-MOS high side pass transistor and the rest of the fine geometries are the control logic.

In this section, we have discussed the evolution of complex PMUs in cell phones, illustrating the benefit of using the microcontroller in sophisticated applications such as a handset illumination system. We have reviewed the breadth of mixed-signal technologies and architectures coming into play, focusing on fundamental building blocks of the PMU: the microcontroller, the buck converter, and the LDO. These, and other building blocks like LED drivers, chargers, and audio power amplifiers, can all be integrated monolithically or in multi-chip package form to implement a modern handset power management unit.

From this discussion, it should be clear that the likely winners of the race for the PMU sockets will be the companies with the broadest combination of skills and capabilities to meet the technical hurdles and the stringent cost targets imposed by this market. The successful companies will


Figure 6-20 FAN2534 LDO die photo.
need to have knowledge of ultraportable systems, power analog and digital integration experience, and the ability to mass-produce these chips.

## The Microcontroller

As discussed in the last section, the microcontroller, a block diagram of which is shown in Figure 6-21, is the basis of a feature-rich, or smart phone, power management unit. Fairchild's ACE1502 (Arithmetic Controller Unit) family of microcontrollers, for instance, has a fully static CMOS architecture. This low power, small-sized device is a dedicated programmable monolithic IC for ultraportable applications requiring high performance. At its core is an 8-bit microcontroller, 64 bytes of RAM, 64 bytes of EEPROM, and $2 / \mathrm{k}$ bytes of code EEPROM. The on-chip peripherals include a multifunction 16-bit timer, watchdog and programmable under-voltage detection, reset and clock. Its high level of integration allows this IC to fit in a small SO8 package, but this block can also be up-integrated into a more complex system either on a single die or by co-packaging.

Another important factor to consider when adding intelligence to PMU via microcontrollers is the battery drain during both active and standby modes. An ideal design will provide extremely low standby currents. In fact, the ACE1502 is well suited for this category of applications. In halt mode, the ACE1502 consumes 100 nano-amps, which has negligible impact on reduction of battery life. Appendix E provides the data sheet of ACE1502 for more technical details.


Figure 6-21 Microcontroller architecture.

## The Microcontroller Die

The microcontroller is often the basis of a feature-rich, or smart phone power management unit. Fairchild's ACE1502 microcontroller die is shown in Figure 6-22. This IC fits in a small SO8 package, but this block can also be up-integrated in a more complex system, either on a single die or by co-packaging.


Figure 6-22 ACE1502 microcontroller die.

Another important factor to consider when adding intelligence to PMU via microcontrollers is the battery drain in both active and standby modes. An ideal design will provide extremely low standby currents. In fact, the ACE1502 is well suited for this category of applications. In halt mode, the ACE 1502 consumes 100 nano-amps, which has negligible impact on reduction of battery life.

## Processing Requirements

As the trend continues toward convergent cell phone handsets, development of software and firmware becomes an increasingly complex task. In fact, as the systems tend toward larger displays and the inclusion of more functions, such as 3-D games, a phone's processing power and software complexity drive its architecture toward distributed processing. The microcontroller adds further value in off-loading the power management tasks from the main CPU, thus freeing it to perform more computing intensive tasks.

The application of "local intelligence," via a microcontroller, can assume various levels of sophistication, such as the recent trend of feature phones. For example, it is common to find phones with digital cameras built into them. However, the lack of a photoflash limits the use of the phone's camera to brightly lit scenes. To address this problem, it is now possible to include a flash unit built from LEDs. The addition of a flash requires several functions such as red-eye reduction and intensity modulation, depending on ambient lighting and subject distance as well as synchronization with the CCD module for image capture. These additional functions can be easily off-loaded to a peripheral microcontroller. Such architecture leads to optimized power management and simplifies the computing load on the main CPU.

## Microcontroller-Driven Illumination System

A complex LED based illumination system is illustrated in Figure 6-23. Typically, an array of four white LEDs is needed for the color display backlighting, while another array of four white or blue LEDs implements the keyboard backlighting. White LEDs, typically assembled in a quad package, are needed for the camera flash. And finally, an RGB display module provides varying combinations of red, green, and blue flashes for lighting effects. As mentioned earlier, the sequencing and duration of all the illumination profiles are under micro control.

Figure 6-24 demonstrates the lighting system described previously, with all the elements of the system excited at once. The back light and display light locations are obvious. The flash is the top light and the RGB is the one in the middle.


Figure 6-23 Handset illumination system.


Figure 6-24 Lighting system demonstration.

Figure 6-25 shows the typical waveform generated by the microcontroller to drive the lighting system. The oscilloscope waveforms are:

Al FLASH LED cathode signal
A2 primary back light intensity control via 8-bit PWM signal
2 secondary back light intensity control via 8-bit PWM signal
3 RGB LED Module: Red channel controlled using 4-bit PWM signal

4 RGB LED Module: Green channel controlled using 4-bit PWM signal

5 RGB LED Module: Blue channel controlled using 4-bit PWM signal:


Figure 6-25 Lighting system waveforms.

### 6.5 Color Displays and Cameras Increase Demand on Power Sources and Management

One of the most amazing recent trends in ultraportable technology is convergence. With smart phones representing the convergence of PDAs, cell
phones, digital still cameras, music players, and global positioning systems. With Audio Video Recorders (AVRs) converging camcorders, DSCs, audio players, voice recorders, and movie viewers into one piece of equipment.

While some of these convergences will take time to materialize in the mainstream, others are improving rapidly. One of these rapidly improving areas is the convergence of two very successful ultraportable devices: DSCs and color cell phones, into a single portable device.

This section reviews the DSC first and then dives into the integration of this function into cell phones. Finally, the implications in terms of power consumption and power sources are discussed.

## Digital Still Camera

Digital still cameras have enjoyed a brisk growth in the past few years and today there is more of a market for DSCs than notebook computers. One third of these DSCs are high resolution (higher than three megapixels); today top of the line cameras exhibit close to five megapixels with seven on the horizon.

Figure 6-26 illustrates the main blocks of a DSC and the power flow, from the source (in the example one $\mathrm{Li}^{+}$cell) to the various blocks.

The key element in a DSC is its image sensor, traditionally a charge coupled device (CCD) or more recently a CMOS integrated circuit that substitutes the film of traditional cameras and is powered typically by a $2.8-3.3 \mathrm{~V}, 0.5 \mathrm{~W}$ source.

A Xenon lamp powered for the duration of the light pulse by a boost regulator converting the battery voltage up to 300 V , produces the camera flash. The lamp is initially excited with a high voltage $(4-5 \mathrm{kV})$ pulse ionizing the gas mixture within the lamp. The pulse is fired by a strobe unit composed of a high voltage pulse transformer and firing IGBT like the SGRN204060.

The color display backlight can be powered by four white LEDs via an active driver like the FAN5613 which allows duty cycle modulation of the LED bias current to adjust the luminosity to the ambient light, thereby minimizing the power consumption in the backlight.

The focus and shutter motors are driven by the dual motor driver KA7405D and the $\mathrm{Li}^{+}$battery can be charged by the FSDH565 offline charger adapter.

Finally powering the DSP will be accomplished by a low voltage, low current ( $1.2 \mathrm{~V}, 300 \mathrm{~mA}$ ) buck converter.

As an example, the peak power dissipated by a palm sized DSC ( 1.3 megapixels) during picture taking can be around 2 W and 1.5 W (or 500 mA at 2.4 V ) during viewing. Two rechargeable alkaline cells in series with 700 mAh capacity can then sustain close to one hour of picture taking and viewing.


Figure 6-26 Generic DSC and power distribution.

## Camera Phones

If DSCs are doing well, camera phones are sizzling. It is expected that soon the number of camera phones will surpass the number of DSCs and by 2007, one forth of all cell phones produced will have integrated cameras.

The Japanese have been leading the demand of high-end camera phones equipped with mega-pixel, solid-state memory cards and highresolution color displays.

At the time of this writing, a number of camera phones are being announced in Japan with a resolution of 1.3 megapixels, matching, at this juncture, the performance of low end DSCs. Not surprisingly, forecasts for DSCs are starting to exhibit more moderate growth rates.

Cameras for current cell phones are confined inside tiny modules and generally meet stringent specifications, including one cubic centimeter, 100 mW power, and 2.7 V power source and cost ten dollars.

Right now, a big technology battle is going on regarding image sensors. Cell phone manufacturers are willing to allocate 100 mW or less of power dissipation to image sensors. CCDs are currently close to that limit, while CMOS typically require half.

While at the lower resolutions, CMOS image sensors seem to have won out over CCD thanks to their lower power dissipation, at the higher resolutions (greater than one megapixel) CDD is in the lead.

Camera phones that are currently available have resolutions in the 0.3 megapixels range and consume pretty much the same peak power levels (below 1.5 W ) in call and picture mode.

Current camera phones, like DSCs, come with 8 to 16 MB memory stick flash memory for storage. The new solid-state memory cards, dubbed Mini SDs (Security Data), will go up to 256 MB by the end of 2005.

Based on the DSC example discussed earlier, a 1.3 megapixel camera phone could exhibit peaks of power consumption in picture mode ( 2 W ) higher than in call mode ( 1.5 W ).

Such state of the art camera phones typically equipped with a 3.6 V , $1000 \mathrm{mAh} \mathrm{Li}^{+}$cell should warrant up to two hours of call and picture mode.

Figure 6-27 shows the picture of a GSM camera phone main board and Figure 6-28 shows the disassembled battery powering a CDMA2000 camera phone, both courtesy of Portelligent.

The trade-off for all these features is a reduction of the cell phone talk time ability, from six hours for regular cell phones to one or two hours for the new camera phones.

The attacks on talk time will continue as the pressure for a higher number of pixels, higher resolution displays and more features incorporated into the cell phone increases.

With one to two hours of operation, the camera phone finds good company in its bigger relative, the notebook PC: both devices badly in need of new technologies capable of extending their untethered operation time. As both rely on the same display (LCD) and battery ( $\mathrm{Li}^{+}$) technologies, it is no surprise that they also suffer from the same problem, namely short operation time in mobile mode. For the notebook to achieve its goal of eight hours of operation and the cell phone to go back to its initial talk time of six hours, we need new technologies to come to bear. Fuel cells, electrochemical devices converting the energy of a fuel like methanol directly into electricity, have the potential to store ten times the energy of current battery technology, and it is likely that they will be ready for prime time in a couple of years.

On the display front, emissive technologies like Organic LEDs (OLEDS) clearly need to take over from current transmissive LCD technology, thereby eliminating the power-hungry backlight outfits. The first OLED display-based camera phone was announced in March of 2003. Since it appears that it is more difficult to produce reliable large sized OLED displays, this technology will probably penetrate the ultraportable market first, before moving to the notebook and beyond.

Finally, it is worth mentioning that White LEDs are moving beyond backlighting applications and enabling the use of flash in phone cameras,


Figure 6-27 Camera phone mainboard example. (Courtesy of Portelligent)


Figure 6-28 Battery and electronics daughterboard disassembled. (Courtesy of Portelligent)
thanks to their greater efficiency and simplicity of operation compared to xenon lamps.

No doubt the convergence phenomenon will continue. If high-resolution displays, cameras, and storage cards have been the drivers so far, no less compelling applications are on the horizon, like video on a handset, GPS, and more.

Fortunately, new technologies are coming along that are capable of both taming the escalation of power consumption (White LEDs, OLEDs) as well as breaking the current bottlenecks (fuel cells).

Is there an upper limit to the power consumption? Higher power consumption translates directly into higher temperatures in the gadgets we all love. Again, look at the notebook for an answer-in the near future we will likely be called to bear in our hands similar temperatures to those that we currently endure from our laptops. We expect then that our handsets will become as hot as possible without crossing the threshold of discomfort, as cooling down is an expensive and bulky proposition.

## Power Minimization

The battle for power waste-minimization extends to the signal path as well. The logic gates, operational amplifiers, and data conversion devices used extensively in ultraportable applications are all specifically designed for ultra low power dissipation and are housed in space efficient packages.

For example, the Ultra Low Power (ULP and ULP-A) TinyLogic ${ }^{\circledR}$ devices, such as Fairchild's NC7SP74, a D flip-flop, and the NC7SP00 dual NAND gate, operate at voltages between 3.3 V and 0.9 V and have propagation delays as short as 2.0 ns , consuming less than half as much power as existing high performance logic.

## Untethered Operation

Recent high-end handsets exhibit amazing features such as dual color LCD displays, camera, video on demand, and audio on demand. An $800 \mathrm{mAh} \mathrm{Li}{ }^{+}$battery (corresponding to a 2.4 Wh at 3 V average output) can sustain heavy-duty activities like playing games, taking pictures, or recording and viewing videos-assuming each activity consumes power at a rate of 1.4 W for less than two hours. Such figures of merit are getting better, thanks to the power management methods discussed previously, but they remain a far cry from the desired performance of 6-8 hours of untethered operation as in more basic handsets.

The two technologies on the horizon promising to improve this situation are organic LEDs, which do eliminate the power consuming backlights, and fuel cells; electrochemical devices capable of extracting
electricity directly from fuels like methanol. Fuel cells already promise to flank $\mathrm{Li}^{+}$, for example as untethered chargers, and then to progressively substitute $\mathrm{Li}^{+}$technology.

Alternative power sources, such as fuel cells, will require even more sophisticated power management. This increased management will necessitate further proliferation of local intelligence to manage tasks (i.e. additional microcontrollers,; including sophisticated mixed signal capabilities to perform supervisory functions.

Digital still cameras with OLEDs are already commercially available and this technology is expected to take a wider hold in the next three to five years. Fuel cells are a proven technology but difficult to miniaturize and they may come to larger devices like notebooks before trickling down to handsets. Prototype handsets, some powered by, and others simply charged by fuel cells, have been demonstrated and are expected to become commercially viable in the same timeframe as OLEDs.

Power management techniques are adapting and evolving to keep up with the increased complexities of today's systems. These techniques include traditional cell library regulation elements as well as untraditional digital functions, such as bus interfaces, data converters, and microcontrollers.

Feature-rich handsets and smart phones are clearly the devices pushing the edge of every technology, including power, and more features will be coming in the future. For example, it is conceivable that a series of "plug and play" standards will be debated and then adopted to allow for mix-and-match of add-on peripherals (camera, GPS modules, etc.) from various sources, as well as promote the re-use of peripherals that a user already owns. The addition of microcontrollers in power management applications will become an increasingly important theme in the ICs that provide system power for these platforms.

This "smartening" of power management electronics, combined with the increasing maturity of new technologies for energy storage and displays, promises to keep these feature-rich devices on a steep growth curve for the foreseeable future.

## Chapter 7

## Computing and Communications Systems

### 7.1 Power Management of Desktop and Notebook Computers

Power management of PCs is becoming an increasingly complex endeavor. Figure 7-1 shows the progression of Intel PC platforms, from the launch of the Pentium in 1996 to current times. The Pentium brand CPU opens up the modern era of computing however, the birth of the CPU goes back as far as 1971 to the Intel 4004 CPU. In Figure 7-1 below each Pentium generation and associated voltage regulator offered by Fairchild Semiconductors, we find the year of the platform launch, the voltage regulation protocol (VRMxxx), the minimum feature (minimum line width drawn) of the transistors at that juncture in micro-meters, and the current consumption of the CPU.

Before Pentium, CPUs required relatively low power and could be powered by linear regulators. With Pentium the power becomes high enough to require switching regulators, devices distinctively more efficient than linear regulators. With Pentium IV the power becomes too high to be handled by a single phase ( $1 \Phi$ )-just to grasp the concept, think of a single piston engine trying to power a car-regulator, and the era of interleaved multiphase regulation (the paralleling and time spacing of multiple regulators) begins. At the VRM10 juncture, the breathtaking pace of Moore's law has slowed down somewhat, as exemplified by the unusual longevity of this platform. At the VRMI1 juncture, the rate of increase in CPU power consumption has been slowed down with sophisticated techniques such as back biasing of the die substrate, to


Figure 7-1 Progression of CPU platforms according to Moore's law.
reduce leakage, new dielectric materials to reduce switching losses and strained silicon, a technique that stretches the silicon lattice resulting in wider passages for the electrons and hence lower ohmic resistance. In the following session we will discuss first a Pentium III platform, covering most of the basic power management technology needed for the PC. Then we will cover a Pentium IV platform, focusing on new features specific to this platform, such as interleaved multiphase and extending the discussion to notebook systems as well.

## Power Management System Solution for a Pentium III Desktop System

In this section we will review in detail the power management for a Pentium III system, while in the next section we will focus on Pentium IV. With PIII, the PC power management reaches a very high level of complexity in terms of power management architecture. The subsequent PIV platform doesn't change much except for the fact that more powerful CPUs require more hefty CPU voltage regulators.

## Nine Voltage Regulators on Board

With the PIII platform the motherboard needs nine distinct regulated voltages, none of which are directly generated by the ATX silver box and all of which consequently need to be generated locally on the motherboard. The voltage types are as follows:

## The Main Derived Voltages

These voltages all come from the 5 V silver box or 3.3 V silver box Mains

- DAC controlled CPU voltage regulator
- 2.5 V clock voltage regulator
- $1.5 \mathrm{~V} \mathrm{~V}_{T T}$ termination voltage regulator
- 3.3 V or 1.5 V Advanced Graphics Port (AGP) voltage regulator
- 1.8 V North Bridge (now renamed Micro Controller Hub or MCH ) voltage regulator


## The Dual Voltages

The dual voltages are managed according to the ACPI (Asynchronous Computer Peripheral Interface) protocol and powered from the silver box Mains during normal operation, or from the silver box 5 V standby during "suspend to RAM" state.

- $\quad 3.3 \mathrm{~V}$ Dual voltage regulator ( PCI bus power)
- 5 V Dual voltage regulator (USB power)


## The Memory Voltages

Memory voltages turn off only during "soft off" state.

- 3.3 V SRAM voltage regulator
- 2.5 V RAMBUS voltage regulator

The motherboard is becoming too crowded to be able to make room for nine separate power supplies. The best architecture is one in which the number of chips, and consequently the total area occupancy, are minimized. Figure 7-2 shows an architecture in which four of the five Main derived voltages are controlled by a single chip, while the four ACPI voltages are controlled with a second chip (effectively a dedicated quad linear regulator with ACPI control). The ninth regulator (North Bridge regulator) is provided separately for maximum flexibility.

## The CPU Regulator

The CPU regulator is by far the most challenging element of this power management system. The main tricks of the trade employed to deliver high performance with a minimum bill of materials are discussed in detail in this section, including the handling of ever increasing load currents and input voltages in conjunction with decreasing output voltages, voltage positioning, and FET sensing techniques.

## The Memory Configuration

Intel's recommended configuration for memory transition from SDRAM to RDRAM is 2 RIMM modules and 2 SIMM modules-this points clearly toward an architecture for the ACPI controller in which both RAMBUS and SRAM voltages are available at the same time, as opposed to an architecture in which a single adjustable regulator provides one or the other.

The RC5058 + RC5060 power management chipset shown in Figure 7-2 is proposed as an example of a complete motherboard solution.


Figure 7-2 Pentium III system power management.

## Power Management System Solution for Pentium IV Systems (Desktop and Notebook)

This section reviews the main challenges and solutions for both desktop and notebook PCs.

## Introduction

Personal computers, both desktop and notebook, play a central role in the modern communication fabric and in the future will continue that trend toward a complex intertwining of wired and wireless threads (Figure 7-3)


Figure 7-3 PCs and notebooks at the center of the communication fabric.
all contributing to the ultimate goal of computing and connectivity anywhere anytime.

To make the challenge even more daunting, this goal must be accomplished in conjunction with another imperative, "performance without power dissipation."

This chapter focuses on the latter challenge. Today's state-of-the-art technology is illustrated through the discussion of power management for a desktop system and a notebook system. We will also discuss future trends toward the achievement of both goals mentioned above.

## The Power Challenge

Moore's law has two important consequences regarding power:
It creates a technology hierarchy with the CPU at the top, produced with the smallest minimum feature (today $0.13 \mu \mathrm{~m}$ ) and requiring the lowest supply voltages ( $1-1.5 \mathrm{~V}$ ) available thus far. Consequently, the previous CPU generation infrastructure for $0.18 \mu \mathrm{~m}$ gets recycled down the "food chain" for memory, which is powered at voltages around 2.5 V . The cycle goes on and on with lower minimum features and lower voltages continuously generated. The end result is a downward proliferation of power supply voltages from 5 V down to 3.3 V , down to 2.5 V , down to 1.5 V , etc. This phenomenon fuels the proliferation of "distributed power." Every new generation motherboard has more functions and requires more voltage regulators than the previous one, while at the same time the motherboard form factor is shrinking to meet the new demands for slick form factors.

By stuffing more and more transistors in a die (a Pentium IV CPU in 2004 has 42 million transistors versus 2300 transistors in 1971 for the Intel 4004 CPU ) modern devices create tremendous problems of heat and power dissipation which must be resolved by us, the power specialists. This phenomenon has generated a tremendous migration from inefficient power architectures like linear regulators (believe it or not, the first CPUs were powered by Low Drop Output regulators, or LDOs, notorious for their high losses) to more efficient ones like switching regulator architectures. The workhorse for switching regulators continues to be the buck, or step down converter, continuously renewing itself into more powerful implementations, from conventional buck to synchronous to multiphase, in order to keep up with the CPU growing power.

Both trends compound the same effect, a phenomenal concentration of heat on the chips and on the entire motherboard that cannot continue untamed. More on this subject will be discussed later.

## Desktop Systems

Figure 7-4 and Figure 7-5 illustrate a modern desktop system in its main components: the microprocessor, the Memory Channel Hub (MCH, also referred to as North Bridge), and the I/O Hub (IOH or South Bridge), connecting to the external peripherals. While the silver box can only provide the "row" power ( $5 \mathrm{~V}, 3.3 \mathrm{~V}$, and 12 V ), most of the elements in the block diagram need specialized power sources, to be provided individually and locally. Going from wall to board, an impressive slew of processes and technologies come to bear, from high voltage discrete DMOS transistors to Bipolar and Bi-CMOS IC controllers, from power amplifiers to linear and switching regulators. They all fall under a centrally orchestrated control providing energy in the most cost effective and power efficient way possible.

## Powering the CPU

By far the most challenging load on the motherboard is the CPU. The main challenges in powering a CPU are:

## Duty Cycle

High input voltages ( 12 V ) and low output voltages ( 1.2 V typically) for the regulator, leading to duty-cycles of 10 percent ( $V_{O U T} / V_{I N}=0.1$ ). This means that useful transfer of power from the 12 V source to the regulated output happens only during 10 percent of the time period. For the remaining 90 percent of the time the load is powered only by the output bulk capacitors (tens of thousands of microFarads).


Figure 7-4 Desktop PC motherboard.


Figure 7-5 Desktop system.
So far, the introduction of interleaved multiphase buck converters has helped reduce the number of both input and output bulk capacitors. Still, the amount of capacitors used today is huge and the current trend is racing toward faster architectures and technologies capable of reducing the size of
the passive elements without compromising the efficiency of the regulator, which must remain near 80 percent. This efficiency requirement also puts the discrete technology on the front line: it will take a new generation of discrete DMOS transistors with sensibly lower switching losses to achieve this goal. The desirable endpoint is elimination of electrolytic capacitors-the current workhorse of bulk capacitors-in favor of an all-ceramic solution.

## Tight Regulation

Output voltage is tightly regulated. The voltage across the CPU is allowed to vary over production spreads and under wide and steep load transients ( $30 \mathrm{~A} / \mu \mathrm{s}$ ) for only a few tens of millivolts.

One industry standard practice, in order to alleviate the problem of eating up the voltage margins due to voltage spikes during load transients, is the utilization of a controlled amount of output "droop" under load. The waveform in Figure 7-6(a) shows the normal behavior of a regulated output in absence of droop, exhibiting a total deviation of $2 \times E S R \times I$, where $I$ is the current and $E S R$ is the series resistance of the bulk capacitor $C$. By adding a droop resistor $R_{D R O O P}$ in the indicated position and of value equal to $E S R\left(R_{D R O O P}=E S R\right)$ the total deviation is reduced to $E S R \times I$ as the (b) waveform illustrates. It follows that the waveform (b) will have a total deviation equal to the waveform (a) at twice the $E S R$ value, corresponding to half the amount of output bulk capacitors. The technique has been illustrated here with passive droop via $R_{D R O O P}$ Since passive droop is dissipative, the best practice is to do "active droop" or drooping of the output by controlled manipulation of the VRM load regulation, yielding the desired reduction in BOM at no efficiency cost. Finally, as the output voltage droops under load, less voltage and proportionally less power is delivered to the load, leading to a sensible reduction in total system power dissipation.

## Dynamic Voltage Adjustment

Dynamic voltage adjustment of the output is done via D-A converter on the order of hundreds of nanoseconds to accommodate transitions to and from low power modes.

Our architecture, valley control, exhibits a very fast transient response and hence fits this type of application very well.

Figure 7-7 illustrates valley current-mode control based on leadingedge modulation. The error amplifier forces $V_{O U T}$ to equal $V_{R E F}$ at its input. However, contrary to the standard peak control technique, now its output voltage, $\mathrm{V}_{\varepsilon}$, is compared to the low-side MOSFETs current ( $\mathrm{I}_{\mathrm{L}}$ ) times $\mathrm{R}_{\mathrm{DSON}}$. When $\mathrm{I}_{\mathrm{L}} \times \mathrm{R}_{\mathrm{DSON}}$ falls below the error voltage, the PWM comparator goes high. This sets the flip-flop, initiating the charge phase by turning on the high-side driver and terminating the discharge phase by turning off the low-side driver. The charge phase continues until the next


Figure 7-6 Output voltage "droop" reduces BOM by fifty percent.


Figure 7-7 Valley control architecture.
clock pulse resets the flip-flop, initiating a new discharge phase. The advantage of this architecture is that it easily senses the current on the low side driver, where the current is present for 90 percent of the time in a 10 percent duty cycle application like this. For example if the clock frequency is 300 kHz , the high side pulse is only 330 ns , whereas the low side pulse is $2.97 \mu \mathrm{~s}$. Consider also that sensing a 330 ns pulse on the low side driver would correspond to operate the VRM at a frequency of 2.7 MHz , a measure of how fast valley control can operate compared to peak control.

The turn-on of the high side driver is instantaneous and asynchronous as opposed to peak control in which the turn-on can only happen at every clock edge. It follows that standard peak control has inherently a delay of one clock period (say $3.3 \mu \mathrm{~s}$ at 300 kHz ), whereas valley control has fast response ( 200 ns ) independently of the clock.

This architecture is proposed both in Fairchild's line of fully integrated converters, having controllers and drivers on board (Figure 7-8), as well as in the new line of controllers and separated drivers (Figure 7-9).

## Current Sensing

In modern voltage regulator modules precision current sensing is critical for two reasons: without precision current sensing there is no accurate "active droop" and there is no good current sharing in interleaved multiphase controllers.

The easiest way to accomplish precise current sensing would be to utilize a precise current sense resistor but because of cost and power dissipation issues, this isn't a practical solution.

Mainstream solutions today accomplish current sensing in a "lossless" fashion by measuring current across the drain-source ON resistance of the discrete DMOS transistor (Figure 7-7). This method eventually will run out of steam because of the temperature dependency of this resistance (more than sixty percent over $100^{\circ} \mathrm{C}$ roughly.) Other methods like the one measuring current on the basis of the inductor parasitic resistance are no better over temperature.

A few brute force techniques are starting to appear in response to this problem, including the use of external thermistors, diode temperature sensors, etc. There is a simple way to accomplish precise current sensing, namely the ratioed Sense-FET technique. This technique exploits the cellular nature of a modern DMOS discrete transistor in order to isolate a small portion of it into a separate source capable of reflecting current in a predictable amount with respect to the main transistor. This technique has not taken over in VRMs yet because until now it was not needed and because an earlier attempt at an industry standardization of this device failed. Probably the time has come to revisit this technology.

## Powering the Entire Motherboard ACPI

Advanced Configuration and Power Interface (ACPI) is an open industry specification co-developed by Compaq, Intel, Microsoft, Phoenix, and Toshiba. ACPI establishes industry-standard interfaces for OS-directed configuration and power management on laptops, desktops, and servers. The specification enables new power management technology to evolve


Figure 7-8 FAN5093/FAN5193 two-phase monolithic controller and driver.


Figure 7-9 FAN5019 + FAN5009 up to four-phase controller and separate drivers.
independently in operating systems and hardware while ensuring that they continue to work together.

Figure 7-10 illustrates the power management of the entire desktop motherboard. In this case our ACPI chip, FAN5063, in coordination with the rest of the chips and under ACPI control, assures smooth operation of hardware and software. This block diagram illustrates power for the following functions:

- CPU regulator $\mathrm{V}_{\text {CORE }}$
- BUS Termination $V_{T T}$
- DDR Memory
- graphics chip AGP
- PCI
- clock

The illustration in Figure 7-11 reports typical currents and voltages for a modern Pentium IV class desktop PC.

## Powering the Silver Box

In line with the mission of providing power from wall to board, Fairchild also provides all the electronics necessary to build the silver box, the brick inside a PC box providing the main $5 \mathrm{~V}, 3.3 \mathrm{~V}$, and 12 V . The coverage goes from the bridge rectifier to the power factor correction (PFC) switcher to the PWM main switcher. The electronics in the forward path are covered, as are the opto-electronics in the feedback loop including the opto-coupler HI1A817, as illustrated in Figure 7-12.

## Notebook Systems

Figure 7-13 is the picture of a modern notebook mainboard (courtesy of Portelligent), while Figure 7-14 illustrates the system diagram of a modern notebook system; by comparison with the desktop system (Figure 7-5) we can see many architectural similarities between the two systems as well as some important differences like the presence of a battery as the main source of power for the notebook and the AC-DC adapter necessary for battery recharge.

Battery life is one of the most serious barriers toward the vision of "computing and connectivity anywhere anytime." The industry needs to move from the current two hours of effective battery life to six or eight hours! This will require the optimization of every technology from battery to CPU, to display, to passives.


Figure 7-10 Motherboard power management.


Figure 7-11 Currents and voltages for modern Pentium IV class desktop PCs.
Form factor is another important differentiator between desktop and notebook. The growing trend toward light and thin notebooks calls for thin, surface mountable components.

For these reasons, despite the initial similarities, the amount of desktop technology that can be reused in notebooks is limited.


Figure 7-12 Silver box power.


Figure 7-13 Notebook PC motherboard. (Courtesy of Portelligent)

## Intel Mobile Voltage Positioning (IMVPTM)

IMVP consists of a set of aggressive power management techniques aimed at maximizing the performance of a mobile CPU with the minimum expenditure of energy. Such techniques are similar to those discussed in the desktop CPU power management section but go well beyond. The additional power management techniques for notebooks are:


Figure 7-14 Notebook system.

## Light Load Operation

At light load the switching losses become dominant over ohmic losses. For this reason, frequency of operation is scaled down at light load. This is done either automatically, commuting to light load mode below a set current threshold, or under micro control, via a digital input toggling between the two modes of operation.

## Clock Speed on Demand

One of the most effective ways to contain power in notebooks is to manage the CPU clock speed and supply voltage as power dissipates with the square of the voltage and in proportion to the frequency ( $\mathrm{CV}^{2} f$ ). Different CPU manufacturers offer variations of this technique. SpeedStep ${ }^{\text {TM }}$ is Intel's recipe for mobile CPU power management while PowerNow ${ }^{\text {TM }}$ is AMD's version. The bottom line is that for demanding applications, such as playing a movie from a hard disk drive, the CPU gets maximum clock speed and highest supply voltage, thereby yielding maximum power. Conversely, for light tasks like writing a memo, the power is reduced considerably.

Accordingly, when customers buy a 1.2 GHz PIV machine, they really get a CPU that may sometimes run at peak clock speed of 1.2 GHz .

## Powering the Entire Mobile Motherboard

Figure 7-15 illustrates the power scheme for the entire mobile motherboard.

In this case the system runs under ACPI, as illustrated by the blocks under S3 (Suspend to RAM) and S5 (Soft Off) control, as well as under one of the mobile specific power saving schemes like Intel IMVP discussed earlier.

Figure 7-16 reports typical currents and voltages for a modern Pentium IV class notebook PC.


Figure 7-15 Powering the mobile motherboard.


Figure 7-16 Current and voltages on the notebook motherboard.

## Notebook AC-DC Adapter

Figure 7-17 shows the simplified application of a notebook AC-DC adapter based on Fairchild components, from the bridge rectifier to the offline converter (FSDH0165) to the opto loop (H11A817A opto coupler and KA431 voltage reference), which, together with the transformer T provides electric isolation between the high voltage on the AC line side and the low voltage on the load side. The control is a constant current/constant voltage (CC/CV) implementation geared toward the charging of lithium batteries. The output voltage can be easily adjusted for $3 s+2 p$ (three series, two parallel cells pack) or $2 \mathrm{~s}+3 \mathrm{p}$ packs by simple scaling of a resistor divider (not shown in the figure).


Figure 7-17 AC-DC adapter for notebook.

## Future Power Trends

The pressure will not relent for the motherboard power management designer in the future. With performance and complexity increasing and shrinking form factors, the challenge will move from handling rising power to handling rising power density! The future motherboard will pack more and more power in less and less space, calling for new power technologies delivering unprecedented power densities obtainable only by a new generation of discrete MOSFETs able to work at many MHz of clock speed without appreciable losses in conjunction with all ceramic input and output bulk capacitors and smart PWM controllers capable of working reliably at very low duty cycles and high clock frequencies.

### 7.2 Computing and Data Communications Converge at the Point of Load

The convergence of computing and communications-"Commputing"-is happening both on the signal and the power path, creating new opportunities as well as challenges for designs. Silicon integration of computing, communications, and wireless functions on the same die, or on the same process technology, is blurring the lines between computing and communications. Powering this silicon requires a good understanding of a new environment that does not conform well to traditional schemes and classifications.

## The Proliferation of Power Supplies

The two end points in the power chain are the "load" and the "wall power." The load end of the chain is in constant evolution, resulting in continuous changes that generate new opportunities and new challenges. The technology driver on the load side is ultimately Moore's law. Doubling the number of transistors per a given area every 18 months creates a technology hierarchy by which the CPU-at the top of the food chain-is designed with the smallest minimum feature ( 90 nm in 2004-5) and requires the lowest supply voltages ( $1-1.5 \mathrm{~V}$ ). Consequently, the previous generation fab infrastructure at 130 nm gets recycled down the food chain for the next high protein product - say memory - that gets powered at voltages around 2.5 V or lower. This cycle goes on and on. As the performance of such loads (e.g., CPUs, memories, chipsets) tends to go up while voltage decreases, the end result is an increase in power (Watts) demand.

When such a load, say a CPU, is part of a computing system, it gets powered by a voltage regulator. The voltage regulator typically is referred to as voltage regulator module if the power supply is a module plugging into a socket on the motherboard, or Voltage Regulator Down (VRD) if the same circuitry is built-in permanently "down" on the motherboard. When the same load is part of a communications system, it will be powered essentially by the same regulation electronics, now called the Point of Load regulator or simply POL.

On the wall power side we have two different power distribution systems: the 48 V power for telecom systems and the AC line ( 110 V or 220 V AC ) for computing. Figure 7-18 illustrates and compares the two systems.

## Telecom Power Distribution

Traditionally, telecom systems (Figure 7-18a) have distributed DC power ( -48 V typically) obtained from a battery backup that is charged continually by a rectifier/charger from the AC line. This is the case for the power

(b)

Figure 7-18 (a) Telecom versus (b) Computing power distribution system.
distribution in land telephones for example. Subsequently, this 48 V (in reality a voltage spreading from 36 V to 72 V ) is converted into various low positive DC voltages (Figure 7-18a shows 12 V only for simplicity). This down conversion generally is accomplished by isolated DC-DC converters referred to as bricks, although non-isolated buck converters are sometimes used in telecom.

Isolation in bricks is driven by a number of technical factors, including cleaner ground loops, ease of handling the wide input to output voltage ratios (easily 10:1) by means of the transformer turn ratio, and inherently good over-voltage protection of the load due to the low voltage at the output of the transformer. Such a 12 V (or 5 V ) bus may then be reduced down to the final voltage rails ( $3.3 \mathrm{~V}, 2.5 \mathrm{~V}, 1.2 \mathrm{~V}$, etc.) by means of a DCDC converter for each rail or even one for each single load, depending on the overall power management scheme. This type of low voltage DC-DC converter is referred to as point of load in telecom systems.

## Computing Power Distribution

In a typical computing system (Figure 7-18b), such as a desktop PC, the power is drawn from the AC line. After rectification (AC to unregulated DC voltage conversion), the high input voltage is "bucked" down to the standard $12 \mathrm{~V}, 5 \mathrm{~V}$, and 3.3 V busses by the PFC and PWM block. The silver box inside the PC box performs the down conversion. These voltages are then delivered by a cable to the motherboard, where they are reduced to the final voltage rails by VRMs, VRDs, and other types of voltage regulators.

## Multiphase Buck Converter for POLs and VRMs

POLs and VRMs essentially are modules and come in a number of more-or-less standard form factors. Standardization and modularization differentiate these elements and make them specific to the application at hand, but at their heart they are powered by similar technologies and architectures. Their similarity derives from the fact that they are powering similar or identical loads from similar or identical input voltages.

The most popular architecture for step-down regulators, from 12 V or less to any voltage down to 1 V or less, is the non-isolated, multiphase interleaved buck converter.

The buck converter is a very popular and resilient architecture, thanks to its simplicity and effectiveness. Interleaved multiphase is the feature that has given a new lease on the life of this architecture. Multiphase refers to paralleling of two or more buck converters, and interleave signifies the time spacing of the clock cycles between the converters. Figure 7-19 refers to two buck converters (or two slices or phases of a multiphase buck converter) working in opposition of phase.

In Figure 7-19(a), the two clocks in phase opposition are generated at the output of a logic device (see glossary), starting from a master clock (MCK). The currents in each phase have very high DC components and a small ripple on top of such DC interleave is all about reducing that ripple amplitude even more, as the ripple represents noise or deviation from an ideal direct current waveform. Hence in this discussion we ignore the DC components and focus only on the variable content, or ripples called $\mathrm{I}_{\text {ФIRIPPLE }}$ and $\mathrm{I}_{\text {Ф2RIPPLE }}$ in Figure 7-19(b). In the same Figure 7-19(b), $\mathrm{I}_{2 \Phi \text { RIPPLE }}$ is the resulting ripple current after the currents in the two slices are summed. The interleave produces these fundamental benefits:

Effective operation at twice (or n times for n slices) the single slice frequency without the switching losses associated to high frequency of operation.

Smaller output ripple as demonstrated graphically in Figure 7-19(b) by the smaller amplitude of the resulting ripple compared to the amplitude of the ripple components. On the other hand, instead of working toward a smaller ripple, this architecture can be utilized to maintain a specified ripple with smaller and hence cheaper output components (inductors and capacitors).

(a)

(b)

Figure 7-19 Two-phase interleaved (a) buck converter and (b) output ripple current waveforms.

The higher duty cycle and higher on-time is demonstrated in Figure 7-19(b) by the longer duration of the positively sloped segments in the resulting ripple compared to the ripple components. Higher on-time means lower peak currents within a clock cycle. Since the on-time is the time during which current is drawn from the input capacitors, lower peak currents lead to savings in input capacitors as well.

An issue that needs attention when it comes to interleaved schemes is phase current balancing, or the need to assure that all phases carry an identical amount of current. This can be accomplished in many ways, from simple ballast schemes to active current sensing and balancing.

## Conclusion

The convergence of computing and communications brings together two cultures and, in fact, two separate power universes, each with their own language, systems, and classifications. Power distribution at the source starts very differently for these two fields, but at the point of load there is clear convergence. When we dig below the surface of VRMs and POLs, we find the same technologies and architectures at play and between the latter, the interleaved buck converter rules.

### 7.3 Efficient Power Management ICs Tailored for DDR-SDRAM Memories

## Introduction

A new type of Single Data Random Access Memory (SDRAM), Double Data Rate (DDR) DDR-SDRAM for short, has gained popularity in desktop and portable computing thanks to its superior performance (initially 266 Mbps data rate versus 133 Mbps data rate for plain SDRAM) and low power dissipation at a competitive cost when compared to competing memory technologies. Subsequently, the DDR data rate has increased to 400 Mbps . A second generation DDR, or DDR2 (JESD792A), has been introduced recently, extending the data rate from 400 up to 667 Mbps . DDR memories require a new and more complex power management architecture in comparison with the previous SDRAM technology.

This chapter reviews the power requirements for DDR-SDRAM memories, covering static, transient, and stand-by modes of operation. Alternative schemes of power management are discussed and an example of a complete power management system, based on efficient switching voltage regulation, is provided. Finally, future trends in power management for DDR-SDRAM memories are examined.

## DDR Power Management Architecture

Figure 7-20 illustrates the basic power management architecture for first generation DDR memories.

In DDR memories the output buffer is a push-pull stage, while the input receiver is a differential stage. This requires a reference bias midpoint $V_{R E F}$ and, consequently, an input voltage termination capable of sourcing, as well as sinking, current. This last feature (sourcing and sinking current) differentiates the DDR $V_{T T}$ termination from other terminations present in the PC motherboard, noticeably the termination for the Front System Bus (FSB), connecting the CPU to the Memory Channel Hub (MCH), which requires only sink capability due to termination to the positive rail. Hence, such DDR $V_{T T}$ termination cannot reuse or adapt previous $V_{T T}$ termination architectures and requires a new power design.

In first generation DDR memories the logic gates are powered by 2.5 V . Between any output buffer from the chipset and the corresponding input receiver on the memory module, typically we find a routing trace or stub, that needs to be properly terminated with resistors RT and RS as indicated in Figure 7-20. When all the impedances, including that of the
output buffer are accounted for, each terminated line can sink or source $\pm 16.2 \mathrm{~mA}$. For systems with longer trace lengths between transmitter and receiver, it may be necessary to terminate the line at both ends, doubling the current.


Figure 7-20 Illustration of DDR power supply architecture.

The $2.5 \mathrm{~V} V_{D D Q}$ required for the DDR logic has a tolerance of $\pm 200 \mathrm{mV}$. To maintain noise margins, DDR termination voltage, $V_{T T}$, is required to track $V_{D D Q}$. It must be equal to $V_{D D Q} / 2$, or approximately 1.25 V , with an accuracy of plus or minus three percent. Finally, the reference voltage, $V_{R E F}$, must be equal to $V_{T T}$ to +40 mV . These tracking requirements, plus the requirement that $V_{T T}$ can both sink and source current, are the features that present the unique challenges of powering DDR memory.

## Worst Case Current Consumption

## $\mathrm{V}_{\mathrm{TT}}$ Termination

Assuming the following structure for a 128 Mbyte memory system:

128 bit wide bus
8 data strobe
8 mask bits
$8 V_{C C}$ bits

40 address lines (two copies of 20 addresses)
192 lines

With each line consuming 16.2 mA we have a maximum current consumption of

$$
192 \times 16.2 \mathrm{~mA}=3.11 \mathrm{~A} \text { peak }
$$

## $V_{D D Q}$ Power Supply

$V_{D D Q}$ sources current during the phase in which $V_{T T}$ sinks current. It follows that the current for $V_{D D Q}$ is unipolar and its maximum equals $V_{T T}$ 's maximum value of 3.11 A .

## Average Power Consumption

A 128 Mbyte memory system is typically made up of $8 \times 128 \mathrm{Mbit}$ devices and consumes an average power of 990 mW excluding the $V_{T T}$ termination power.

It follows that the average current $I_{D D Q}$ drawn from $V_{D D Q}$ will be

$$
I_{D D Q}=P_{D D Q} / V_{D D Q}=990 \mathrm{~mW} / 2.5 \mathrm{~V}=0.396 \mathrm{~A}
$$

Similarly, the average power $P_{T T}$ consumed by the termination resistors is 660 mW .

It follows that the current $I_{T T}$ drawn from $V_{T T}$ will be

$$
I_{T T}=P_{T T} / V_{T T}=660 \mathrm{~mW} / 1.25 \mathrm{~V}=0.528 \mathrm{~A}
$$

Finally the $V_{R E F}$ current, $I_{R E F}$ is selected of a value high enough for the $V_{R E F}$ supply to exhibit low enough impedance to yield good noise immunity ( $<5 \mathrm{~mA}$ ).

In summary, the main static parameters for the design of a 128 Mbyte DDR memory power management system are

$$
\begin{gathered}
V_{D D Q}=2.5 \mathrm{~V}, I_{D D Q}=0.396 \mathrm{~A} \text { average, } 3.11 \mathrm{~A} \text { peak (source) } \\
V_{T T}=V_{D D Q} / 2=1.25 \mathrm{~V}, I_{T T}=0.528 \mathrm{~A} \text { average, } 3.11 \mathrm{~A} \text { peak (source and sink) } \\
V_{R E F}=V_{D D Q} / 2=1.25 \mathrm{~V}, I_{R E F}=5 \mathrm{~mA}
\end{gathered}
$$

Naturally if $V_{D D Q}$ is utilized to power other loads besides the termination load then its sizing must be increased accordingly.

## Transient Operation

The governing documents for DDR memory, JEDEC, JESD79, and JESD $8-9$, specify that the $V_{T T}$ voltage must be equal to half the $V_{D D Q}$ voltage with a tolerance of plus or minus three percent. This tolerance should include load transients on the bus caused by the lines transitioning. However, two items necessary for evaluation of the capacitor requirements for the $V_{T T}$ supply are missing from this: the JEDEC spec does not say with what bandwidth $V_{T T}$ must track $V_{D D Q}$, nor does it specify the maximum load transient that $V_{T T}$ can have.

In practice, it appears that the intent of the spec was to maximize noise margins. Thus, while it is not mandatory for $V_{T T}$ to follow half of $V_{D D Q}$ at all times, the greater the bandwidth with which it does so, the more robust the system. For this reason, a wide-bandwidth switching converter is desirable for generating $V_{T T}$.

For the $V_{T T}$ load transient, conceivably the current could step from +3.11 A down to -3.11 A , from sourcing to sinking current. This 6.22 A step with a 40 mV window would require an output capacitor with an ESR of only $7 \mathrm{~m} \Omega$. Two practical considerations moderate this requirement, however. The first is that actual DDR memory doesn't really draw 3.11 A . Measurement shows typical current in the range of 0.5-1 A. Secondly, the transition between sinking and sourcing current occurs very quickly, so quickly that the converter doesn't see it. To go from positive maximum current to negative maximum current would require that the bus go from all Is to all 0 s and then remain in that state for a time at least equal to the inverse of the converter bandwidth. Since this is something on the order of $10 \mu \mathrm{~s}$, and since the bus runs at 100 MHz , it would need to stay at all 0 s for a thousand cycles! In practice, then, the output capacitor for $V_{T T}$ need be only about $40 \mathrm{~m} \Omega$ ESR.

## Standby Operation

DDR memory supports standby operation. In this mode, the memory retains its contents, but it is not being actively addressed. Such a state may be seen, for example, in a notebook computer in standby mode. In standby the memory chips are not communicating so the $V_{T T}$ bus power can be turned off to save power; $V_{D D Q}$, of course, must remain on in order for the memory to retain its contents.

## Linear versus Switching

As noted earlier the average power dissipation of a DDR system is

$$
\begin{aligned}
P_{D D Q} & =990 \mathrm{~mW} \\
P_{T T} & =660 \mathrm{~mW}
\end{aligned}
$$

for a total of

$$
P_{\text {TOTDDR }}=990 \mathrm{~mW}+660 \mathrm{~mW}=1650 \mathrm{~mW}
$$

while a comparable SRAM system consumes 2040 mW .
If a linear regulator were used to terminate $V_{T T}$, then the $P_{T T}$ power is processed with 50 percent efficiency according to the ratio $V_{O U T} / V_{I N}=$ $V_{T T} / V_{D D Q}=0.5$. This means that an additional 660 mW of power is dissipated in the $V_{T T}$ regulator, raising the total average power dissipation to $1650+660=2310 \mathrm{~mW}$. Such a figure now exceeds the corresponding power dissipation figure for SDRAM, wiping out one of the advantages of the DDR memories, namely lower power dissipation.

As far as $P_{D D Q}$ goes, most of the power advantage comes from having a $V_{D D Q}$ of 2.5 V , as opposed to 3.3 V for conventional SDRAM. However, in a typical PC environment, the 3.3 V is provided by the silver box, while the 2.5 V is not available and needs to be created on the motherboard. Here again, unless an efficient regulation scheme is utilized to generate $V_{D D Q}$, the power dissipation advantage is lost. So, it follows that switching regulation should be the preferred means of processing both $\mathrm{P}_{\mathrm{DDQ}}$ and $\mathrm{P}_{\mathrm{TT}}$ power for DDR memories.

## Second Generation DDR—DDR2

With DDR2, $V_{D D Q}$ is reduced from 2.5 V down to 1.8 V and $V_{T T}$ from 1.25 V down to 0.9 V with a sink/source drive capability of $\pm 13.4 \mathrm{~mA}$. Accordingly DDR2 memories end up consuming much less than first generation DDR. For example, a DDR2-533 ends up consuming roughly half of the power consumed by a DDR-400. All the static and dynamic observations made in the previous sections for DDR also apply to DDR2. The termination scheme for DDR2 is slightly different from the one for DDR shown in Figure 7-20 and the termination resistors are on the chip, not the motherboard; however, an external $V_{T T}$ termination voltage is still necessary. At the much lower levels of DDR2 power consumption, linear regulators for $V_{T T}$ can be utilized, especially if simplicity and cost are a prevailing consideration over power consumption minimization.

## FAN5236 for DDR and DDR2 Memories

There are a variety of DDR power ICs; for example, Fairchild Semiconductor has the ML6553/4/5 with integrated MOSFETs, the FAN5066 for high power systems, and the recently released FAN5068, a combo DDR and ACPI. But the Fairchild FAN5236 (Figure 7-21) is specifically designed for all-in-one powering of DDR memory systems. Integrated in this single IC are a switcher controller for $V_{D D Q}$, a switcher controller for $V_{T T}$, and a linear buffer for $V_{R E F}$. The switcher for $V_{D D Q}$ runs off any voltage in the range from 5 V to 24 V . The switcher for $V_{T T}$, however, is different; it is designed to run from the $V_{D D Q}$ power and switches synchronously with that switcher. Both switchers' outputs can range from 0.9 V to 5.5 V . Since the bus lines are driven with 2.5 V (DDR) or 1.8 V (DDR2) for $V_{D D Q}$, and are terminated to 1.25 V (DDR) or 0.9 V (DDR2) for $V_{T T}$, the power to some extent is circulating between $V_{T T}$ and $V_{D D Q}$. Drawing $V_{T T}$ from $V_{D D Q}$ minimizes total circulating power, and thus circulating power losses. The $V_{T T}$ switcher can also be shut down for standby mode. Figure 7-21 shows the typical application and Table 7-1 the associated BOM for a 4 A continuous, 6 A peak $V_{D D Q}$ application. This circuit can easily be modified to set $V_{D D Q}$ at 1.8 V (via divider R5/R6) and $V_{T T}$ to 0.9 V for DDR2 applications. Appendix F provides the data sheets of FAN5236 for more technical details.


Figure 7-21 FAN5236 powering $V_{D D Q}$ and $V_{T T}$.

Table 7-1 DDR Regulator BOM for a 4 A continuous, 6 A Peak $V_{\text {DDQ }}$ Application

| Description | \# | Ref. | Vendor | Part Number |
| :---: | :---: | :---: | :---: | :---: |
| Capacitor $68 \mu \mathrm{~F}$, Tantalum, 25 V , ESR $150 \mathrm{~m} \Omega$ | 1 | C1 | AVX | TPSV686*025\#0150 |
| Capacitor 10 nF, Ceramic | 2 | C2, C3 | Any |  |
| Capacitor $68 \mu \mathrm{~F}$, Tantalum, 6 V, ESR $1.8 \mathrm{~m} \Omega$ | 1 | C4 | AVX | TAJB686*006 |
| Capacitor 150 nF , Ceramic | 2 | C5, C7 | Any |  |
| Capacitor $180 \mu$ F, Specialty Polymer, 4 V , ESR $15 \mathrm{~m} \Omega$ | 2 | C6A, C6B | Panasonic | EEFUEOG181R |
| Capacitor $10,008 \mu \mathrm{~F}$, Specialty Polymer, $4 \mathrm{~V}, \mathrm{ESR}$ $10 \mathrm{~m} \Omega$ | 1 | C8 | Kemet | T510E108(1)004AS4115 |
| Capacitor $0.1 \mu \mathrm{~F}$, Ceramic | 1 | C9 | Any |  |
| $1.82 \mathrm{k} \Omega 1 \%$ Resistor | 3 | R1, R2, R6 | Any |  |
| $56.2 \mathrm{k} \Omega 1 \%$ Resistor | 1 | R3 | Any |  |
| $10 \mathrm{k} \Omega 5 \%$ Resistor | 1 | R4 | Any |  |
| $3.24 \mathrm{k} \Omega$ 1\% Resistor | 1 | R5 | Any |  |
| $1.5 \mathrm{k} \Omega$ 1\% Resistor | 2 | R7, R8 | Any |  |
| Schottky Diode 30 V | 2 | D1, D2 | Fairchild | DAT54 |
| Inductor $6.4 \mu \mathrm{H}, 6 \mathrm{~A}$, $8.64 \mathrm{~m} \Omega$ | 1 | L1 | Panasonic | ETQ-P6F6R4HFA |
| Inductor $0.8 \mu \mathrm{H}, 6 \mathrm{~A}$, $2.24 \mathrm{~m} \Omega$ | 1 | L2 | Panasonic | ETQ-P6F0R8LFA |
| Dual MOSFET with Schottky | 2 | Q1, Q2 | Fairchild | FDS6986S |
| DDR Controller | 1 | U1 | Fairchild | FAN5236 |

## Future Trends

As has been the trend for many years, customers will demand more and more memory to run their ever larger software applications. Systems such as the Intel boards for servers are already being designed with large amounts of DDR memory; some systems contain as much as 16 GB . DDR's decreased power requirements may still not be adequate to power such systems, hence the move toward DDR2 memory technologies. While we are just at the beginning of the DDR2 cycle, the industry is already buzzing about the next generation memory technology for PCs, DDR3 memories, which are not expected to reach the market until 2007 or later.

### 7.4 Power Management of Digital Set-Top Boxes

The Digital Set-Top Box (DSTB) market is one of the fastest growing applications for semiconductors. The market in millions of units is bigger and is expanding faster than the notebook market, offering tremendous opportunities for digital and analog semiconductor manufacturers. In this section, we will focus on the power management ICs that power the digital set-top box.

## Set-Top Box Architecture

DSTBs control and decode compressed television signals for digital satellite systems, digital cable systems, and digital terrestrial systems. In the future, DSTBs will be an important means of access to the Internet for web browsing.

Figure 7-22 shows the main elements of a set-top box, from the video and audio processing sections to the CPU, memory, and power management sections.

Contrary to the PC architecture, which is well established and dominated by a few players, the set-top application is still going through an exciting phase of evolution and creativity. Today, there are many architectures and many implementations on the market. They range from a classic PC-like architecture based on Athlon or Pentium CPUs with associated chipsets, to embedded architectures with varying degrees of integration, all the way up to very large scale integrated circuits that include all but tuner, modem, and memory functions (see Figure 7-22).

In each case, power to each element of the architecture must be delivered readily and efficiently.


Figure 7-22 Digital set-top box block diagram.

## Power Management

The strategies for powering set-top boxes are as diverse as their architectures. However, the underlying digital technologies are common to sister applications like PCs and handheld computers. Such commonalties allow the power system designer to draw from a rich portfolio of ApplicationSpecific Standard Product (ASSP) ICs in order to power these devices, at least at the current stage of the game. As volumes increase and architectures solidify around a few leading core logic chipsets, it will become increasingly necessary to develop specific power management solutions for this market.

Here, however, we will reduce the discussion to two major cases: high performance and high power set-top boxes, which consume 50-240 W and require Power Factor Correction (PFC), and low power set-top boxes, below 50 W .

## High Power Set-Top Boxes

In this section we will discuss a typical power management system for high power DSTBs. We will cover the AC-DC section first, then the DCDC section.

## AC-DC Conversion

Figure 7-23 shows the entire conversion chain, from wall power to an intermediate DC-DC voltage ( $V_{O U T}$ ) low enough to be safely distributed on the box motherboard. The AC line is rectified first, and then power factor corrected, and converted down to a manageable voltage $V_{O U T}$ ( $12-28 \mathrm{~V}$ DC) for distribution.

The rectification is accomplished with a full bridge diode rectifier and converts the alternate line voltage into a continuous-but still poorly regulated-intermediate voltage. As best efficiency is obtained when voltage and current drawn from the line are "in phase", a PFC block forces the correct phasing by modulating the drawn current according to the shape of the input voltage. The switch Q1 (MOSFET) and the diode D 1, controlled by half of FAN4803 in Figure 7-23, constitute the PFC section. The top portion of Figure 7-24 shows the PFC control loop with the multiplier block accomplishing the phase modulation. Finally this power-factor corrected voltage is converted down to a low voltage that is usable by the electronics on the motherboard by means of a "forward" converter (switches Q2 and Q3, diodes D1-D5, and the second half of FAN4803 in Figure 7-23). This last conversion requires electrical isolation between the high input and the low output voltages. This is accomplished via the utilization of a transformer ( T ) in the forward conversion path and an optocoupler in the feedback path.


Figure 7-23 AC-DC power conversion with PFC.

## DC-DC Conversion

With an appropriate DC voltage (12-24 V) delivered by the offline section, all the low voltage electronics on the motherboard can be safely powered. In Figure 7-24 the entire distribution of DC power on the motherboard is shown.


Figure 7-24 DC-DC regulation system for high power DSTB.
A total of nine different power lines are serviced, namely the nine output lines in Figure 7-24.

These power lines are described in more detail in the following text.
A dual PWM regulator, FAN5236, shown in Figure 7-25, powers the CPU core and I/O: these two regulators have adjustable voltages down to 0.9 V . This allows them to be easily set to power multiple generations of CPUs, from $0.18 \mu \mathrm{~m}$ lithography requiring 1.8 V , to $0.13 \mu \mathrm{~m}$ requiring 1.2 V , to future $0.1 \mu \mathrm{~m}$ lithography requiring sub band-gap voltage rails.

A highly integrated PWM controller (FAN5235) produces another five of the nine voltages: two buck regulators ( 3.3 and 5 V ), one boost regulator ( 28 V ) and two low power/low dropout regulators for standby operation. Figure 7-26 shows the typical application of this PWM controller.

A second dual PWM regulator provides DDR memory power $V_{D D Q}$ $(2.5 \mathrm{~V}, 6 \mathrm{~A})$ and termination $V_{T T}\left(V_{D D Q} / 2=1.25 \mathrm{~V}, 3 \mathrm{~A}\right)$. The associated application diagram is similar to the one in Figure 7-25 so it is not repeated here.

Finally, Figure 7-27 shows a simplified internal functional diagram for one of the two PWM control loops of FAN5236. This controller is


Figure 7-25 DC-DC regulation for CPU, I/O with FAN5236.


Figure 7-26 DC-DC regulation of five rails with FAN5235.
designed for very high efficiency: notice how the current sense (ISEN line) is done across the low side MOSFET $R_{D S O N}$ (drain to source "on" resistance of the MOSFET), avoiding the losses and the cost of a high power current sense resistor. Notice also the dual mode control loop, PWM for constant frequency operation at high currents, and Hysteretic (a technique leading to low frequency operation at light load, with constant ripple and low switching losses) for high efficiency at light load.


Figure 7-27 FAN5236 simplified diagram of one channel.

## Low Power Set-Top Boxes

In this section we discuss a typical power management system for low power DSTB.

## AC-DC Conversion

Below 50 W the architecture of the offline section becomes considerably more simple. The low level of power generally implies less sophisticated systems, for example those that lack HDDs and have less memory on board. Here the PFC section is no longer needed, and the lower power rating allows a simpler architecture. As shown in Figure 7-28, a diode bridge rectifier, in conjunction with a simple fly-back controller (KA5x03xx family) with a minimum number of external components, handles the entire offline section. The isolation requirements as per the high power offline discussed in the high power AC-DC conversion section still apply here.

The multi-chip approach to integration of the controller family allows such simplification (Figure 7-29). The SO8 package houses two dies, a controller die and a high voltage MOSFET die on board. Here again power-hungry discrete current sense resistors are avoided, in this case by means of a ratioed sense-fet technique on board the discrete element.


Figure 7-28 Low power AC-DC conversion.


Figure 7-29 Offline controller KA5H0365 simplified block diagram.

## DC-DC Conversion

Here the same type of controllers utilized in the previous section can be employed, although with smaller external discrete transistors and passive components, which leads to a much more compact set-top box. Figure $7-30$ shows a system that needs only two controllers to power the entire DC-DC on the motherboard.


Figure 7-30 DC-DC regulation for low power systems.

## Conclusion

We have discussed the power management needs of set-top boxes, covering two cases at opposite ends of the power spectrum.

The current generation of set-top boxes can be powered by a slew of ASSPs developed for the PC and handheld markets. As volumes increase and architectures solidify around a few leading core logic chipsets, dedicated ASSP ICs for set-top boxes will become necessary to allow increased performance at competitive cost.

### 7.5 Power Conversion for the Data Communications Market

This section discusses the transition from traditionally voice-centric telephony to converged voice and data over Internet Protocol (IP) and its implications for the power conversion of such systems. A few power conversion examples are provided complete with application schematics.

## Introduction

The arm wrestling between voice and data has concluded in favor of the latter, with all the major data communications players now posturing for leadership of the migration from traditional voice to IP telephony. In the short term, the huge investments locked in the traditional telephony infrastructure and the new investments in data over IP necessitate that over the
next few years we will have to provide power conversion for both types of systems as well as for the converged systems to come.

## Current Environment with Separate Networks

Figure 7-31 shows the current telephony situation. Voice travels from traditional Private Branch Office (PBX) to Central Office, Switch, and finally to the Public Switch Telephone Network (PSTN). The data travels from routers to Wide Area Networks (WAN), and the video goes through a third independent path.


Figure 7-31 Separate networks for voice, data, and video.

## Migration to Converged Voice/Data/Video IP

Figure 7-32 shows the envisioned converged Voice/Data/Video system over IP. At the center of this new universe is the Internet Protocol Wide Area Network, with all the services, including voice, data, video, and wireless communications gravitating around it.

## Telecom -48 V DC Power Distribution

Usually telecom systems distribute a DC power ( -48 V typically) obtained from a battery backup that is charged continually by a rectifier/charger from the AC line. Subsequently the -48 V is converted into various low positive DC voltages (Figure 7-33 shows 12 V only for simplicity) as well as back to AC voltages as necessary.


Figure 7-32 Voice/Data/Video over IP.


Figure 7-33 Telecom -48 V DC power distribution.

## Datacom AC Power Distribution

Data centric systems tend to rely on an Uninterruptible Power Supply (AC UPS) front end for distributing AC power, which subsequently is converted into the basic constituents: $-48 \mathrm{~V}, \mathrm{AC}$ power, and low voltage DC (again, for simplicity Figure 7-34 only shows a 12 V DC).

With the advent of the converged systems, the telecom versus datacom separate approaches to power distribution will converge into new architectures. However, the bottom line is that at the board or backplane level the usual voltages will need to be delivered, namely 12 V and 5 V , as well as $0.9 \mathrm{~V}, 1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, and 3.3 V , with more to come.

The delivery of such low voltages starting from DC or AC power will be the focus of this document from here on.


Figure 7-34 Datacom AC power distribution.

## DC-DC Conversion

Figure $7-35$ shows the -48 V to $+V_{\text {OUT }}(+5 \mathrm{~V},+12 \mathrm{~V}$ etc.) with a forward converter architecture based on the ML4823 high frequency PWM controller.

Figure $7-36$ shows the DC-DC conversion from 12 V and 5 V down to a variety of typical low voltages required by modern electronic loads.

The conversion down to heavy loads is done with synchronous rectification switching regulators of single or multiphase interleaved type, while for lighter loads linear regulators can be utilized.


Figure 7-35 -48 V to $+V_{O U T}$ conversion.


Figure 7-36 DC-DC conversion diagram.

## FAN5092 Two-Phase Interleaved Buck Converter

The FAN5092 step-down (buck) converter (Figure 7-37) is ideal for data communications applications. This IC is a two-phase interleaved buck converter switching up to 1 MHz per phase. The application diagram illustrates conversion from 12 V down to 3.3 V in a 12 V -only input voltage source environment. The chip integrates the controller and the drivers on a single die. The high frequency of operation is enabled by:

- the monolithic approach of integrating controller and drivers on board
- a fast proprietary leading edge valley control architecture with 100 nanoseconds of response time
- the strongest drivers in the industry at $1 \Omega$ of source and sink impedance for both high and low side driver of each phase

Such combination of features, together with loss-less current sensing via $R_{D S O N}$ sense, allows for a very efficient delivery of power with very small passive components, leading to record levels of power density.


Figure 7-37 FAN5092 application circuit.
The application diagram of the IC is shown in Figure 7-37 for a 3.3 V , 30 A load. Optimum companions of the FAN5092 are the Fairchild discrete DMOS FDB6035AL for high side pass transistors Q1,2 and FDB6676S for low side synchronous rectification transistors Q2,4.

Two FAN5092 converters can be paralleled by means of doubling the above application and connecting together two pins (pin 26 and pin 15). This will allow handling of loads up to 120 A .

## FAN5236 Dual Synchronous Buck Converter

The FAN5236 PWM controller (Figure 7-38) provides high efficiency and regulation for two output voltages adjustable in the range from 0.9 V to 5.5 V . Synchronous rectification and hysteretic operation at light loads contribute to a high efficiency over a wide range of loads. The hysteretic mode of operation can be disabled separately on each PWM converter if PWM mode is desired for all load levels. Again high efficiency is obtained by using MOSFET's $R_{D S O N}$ for current sensing. Out-of-phase operation with 180 degree phase shift reduces input current ripple.


Figure 7-38 FAN5236 block diagram.

## RC1585/7 Linear Regulators

In some cases, it makes sense to use linear regulators if the input to output voltage difference is sensibly less than the output voltage. Figure 7-36 showcases Fairchild's RC1587, 3 A and RC1585, 5 A linear regulators.

For more details and a complete bill of materials please refer to the FAN5092, FAN5236, RC1585, RC1587, and FOD2712 data sheets available on the Fairchild website www.fairchildsemi.com.

For KA5H0365, please refer to the data sheet as well as to Fairchild Power Switch (FPS) Application Notes for Switch Mode Power Supply (SMPS) design, also available on the Fairchild website.

## Conclusion

The merging of data, voice, and video blurs the line between computing and communications. The smart loads of either application draw from the same advanced, high-density, sub-micron, low voltage CMOS technologies and require similar solutions for distributed power conversion. Fairchild expertise in power conversion for computing and communications offers proven solutions to the merging converged data communications market.

## Chapter 8

## Future Directions and Special Topics

### 8.1 Beyond Productivity and Toys: Designing ICs for the Health Care Market

As a veteran IC developer for the semiconductor industry, I have been, and still am, involved in efforts to design better consumer technologies. The exciting projects I have worked on range from making better electronic typewriters (late 1970s), to better hard disk drives (1980s), to better computers (1990s), and now, to designing better cell phone handsets and other portable electronics. Such technological advances have brought increased productivity to the industry and have enhanced peoples' lives, offering new forms of communication and expression, as well as creating new toys for entertainment.

All of these improvements, from the serious to the frivolous, are worthwhile, but they seem to lack the true nobility of "changing the world"; a catch-phrase worn out by almost daily use in our industry. However, within the fledgling fields of telemedicine and biosilicon opportunities are now presenting themselves which will enable us to focus our industry's aim on a truly substantive and meaningful purpose; namely enhancing lives by helping people fight against, or better cope with, diseases.

I will offer a personal example of how attention to health care technology could improve lives. In the last few years I have seen people close to me struggle with diabetes, a disease in which the body does not produce or properly use insulin, a hormone produced by the pancreas that is needed to convert sugar, starches, and other foods into energy
needed for daily life. It is mind boggling to me that in the age of space traveling and the invention of the World Wide Web the high-tech industry has yet to succeed in putting together a glucose meter with an insulin pump that will deliver a viable artificial pancreas to diabetic patients.

At the same time it is heartening to see that our industry is beginning to focus its attention on health care products, with major players already foreseeing health care as the next market to turn into a silicon-based industry. It may not be coincidental that this market shift is happening as the leaders of our industry are aging and hence becoming more sensitive about health care issues. At the same time, given the huge potential numbers involved, the fact that attention to health care is good for people and good for business is certainly not lost on the industry.

This new growth is a welcome addition to our industry. In developing health care technologies, silicon design takes on a higher meaning and purpose, and indeed literally enhances our lives, by helping all of us live longer and better lives more free from disease.

### 8.2 Power Management Protocols Help Save Energy

Computing, communications, and consumer products fuel the race toward more integrated functions in smaller form factors, and consequently, escalate the rise in power density and power dissipation. Efficient power management inside an appliance long ago moved from a design afterthought to a principal concern, spurring a series of power management protocols and initiatives aimed at efficiently converting power from the source to the load. A new set of concerns has been prompted by the billions of such products sold each year. The number and rate of growth of these electronic appliances create a huge demand of power from the AC line, triggering concerns for power distribution and energy conservation and prompting a new set of protocols and initiatives.

A major phase transition in power management is happening before our eyes. Power management-often defined by the amount of heat safely disposable by the appliance-is evolving into energy management, driven by new concerns for energy conservation and environmental protection. This section reviews the main power management initiatives and protocols addressing power and energy management, progressing from the main board (DC-DC) to the wall (AC-DC) side of a system, and will point to challenges, opportunities, and limits associated with these techniques.

## ACPI

At the highest level of power management techniques is Advanced Configuration and Power Interface (ACPI). ACPI power ICs take the available voltages from the silver box or AC adapter and, under specific operating system commands applied to the power chip via logic inputs, translates them into useful system voltages on the motherboard. This allows technologies to evolve independently while ensuring compatibility with operating systems and hardware.

## Motherboard (DC-DC) Voltage Regulators

By far the most demanding load on the motherboard is the CPU. Efficient powering of a CPU-the core of modern electronic appliances-is done with special voltage regulators often described as voltage regulator modules. These regulators include power management techniques such as Voltage Positioning (VP), or dynamic voltage adjustment of the output (via D-A converter) to accommodate transitions to and from low power modes. Such techniques, first applied to desktop CPUs, have moved subsequently to notebooks and are now becoming popular in ultraportable devices.

The following is a list of a number of specifications, some of them proprietary, which addresses these challenges.

## VRM Specifications

VRM specifications for desktop computing go into great detail about which architectures (interleaved buck converters), which external components (inductors and electrolytic and ceramic capacitors), and which protocols to apply in powering every new generation of CPU.

## Notebook Power

Notebooks employ a set of aggressive power management techniques aimed at maximizing performance with the minimum expenditure of energy. Such techniques are similar to those discussed for VRMs and go well beyond. In addition to the previously-mentioned voltage positioning, alternate power management techniques for notebooks are:

## Light Load Operation

At light load, voltage regulator switching losses become dominant over ohmic losses. For this reason, the switching regulator clock frequency of operation is scaled down at light load. This is done either automatically, commuting to light load mode below a set current threshold, or under micro control, via a digital input toggling between the two modes of operation.

## Clock Speed on Demand

One of the most effective ways to contain power in notebooks is to manage the CPU clock speed and supply voltage as power dissipation goes with the square of the voltage and in proportion to the frequency $\left(\mathrm{CV}^{2} \mathrm{f}\right)$. Different CPU manufacturers offer varying flavors of this technique. SpeedStep ${ }^{\text {TM }}$ is Intel's recipe for mobile CPU power management while PowerNow ${ }^{\text {TM }}$ is AMD's flavor. The bottom line is that for demanding applications-such as playing a movie from a hard disk drive-the CPU gets maximum clock speed and highest supply voltage, thereby yielding maximum power. On the other hand, for light tasks, such as typing a memo, the power is reduced considerably.

## Offline (AC-DC) Voltage Regulators with Power Factor Correction (PFC)

In the past, the conversion and regulation of power from the wall has been concerned with the satisfaction of safety requirements. Recently, however, power management has become important in this area as well. PFC regulation is concerned with the efficient drawing of power from the wall, as opposed to minimization of power dissipation inside the gadget. Optimum conditions for power delivery from the AC line are achieved when the electric load, a PC, for example, draws current that is in phase with the input voltage (AC line) and when such a current is undistorted (sinusoidal). To this end, IEC 6100-2-3 is the European standard specifying the harmonic limits of various equipment classes. For example, all personal computers drawing more than 75 W must have harmonics at or below the profile demonstrated in Figure 8-1. Europe leads the world in compliance to these regulations, restricting all imported PCs. The rest of the world is following their example to varying degrees.

Figure 8-1 shows that the European allowance grows stricter for higher harmonics; however, these harmonics also have less energy content and are easier to filter. According to the specification, the allowed harmonic current does max out above 600 W , making it more challenging to achieve compliance at higher power.

Power factor is a global parameter speaking to the general quality of the power drawn from the line and it is related to the input current total harmonic distortion (THD) by Eq. 8-1.

$$
P F=\frac{|\cos \varphi|}{\left(1+T H D^{2}\right)^{1 / 2}}
$$



Harmonic order, $n=3,5, \ldots$ to $39 ; 3.85 / \mathrm{n} m A / W$ at $n>13$.
Figure 8-1 IEC 61000-3-2 harmonic current limits.
where $\varphi$ is the phase shift between line voltage and drawn current. With no phase shift $(\varphi=0)$ and no distortion $(T H D=0)$ it follows that $P F=1$. Since the numerator $\operatorname{lcos} \varphi \mid$ is bounded between 0 and 1 and the denominator is always greater than or equal to one it follows that $\mathrm{PF} \leq 1$.

## Green Power (Energy Management)

Green power refers to sustainable energy systems that are based on renewable energy, such as power from the sun, wind, plants, or moving water. With respect to power conversion, green power loosely refers to a set of initiatives aimed at reducing power consumption of electrical appliances in standby and in the future, also in operation. Some major initiatives are briefly illustrated below:

## Blue Angel

In 1977 Germany became the first country in the world to use an "ecolabel" when the Federal Minister of the Interior and the Ministers of the Environment of the Federal States first introduced the Blue Angel label in order to promote environmentally compatible products.

## Energy Star

The Energy Star label was developed by the United States Environmental Protection Agency and first appeared in 1993 on personal computer equipment. To bear the Energy Star label, a product must operate significantly more efficiently than its counterparts, while maintaining or improving performance. For example, a 300 W silver box in sleep mode should draw less than 20 W from the AC line to meet the Energy Star efficiency requirements (CFX12V power supply design guide). Products displaying the Energy Star logo now range from washing machines to commercial air conditioning systems to homes.

## 1-Watt Initiative

The International Energy Agency (IEA) created the 1-Watt Initiative aimed at reducing standby power losses to below 1 Watt. This initiative was launched in 1997 and adopted readily by Australia first. In July 2001 U.S. President George Bush issued Executive Order 13221, requiring the federal government to purchase products with standby power below 1 W , lending further weight to the IEA initiative. As an example, to meet the Blue Angel requirements (RAL-UZ 78), E.O. 13221, and other low power system demands, the PC 5 V standby efficiency should be greater than 50 percent with a load of 100 mA .

## New Low Power System Requirements

Recently, the focus has shifted from standby to operating power savings. Intel, for example, is driving up the efficiency of the silver box (CFX12V Design Guide and others) as per Table 8-1. The efficiency targets recommended in Table $8-1$ can largely be achieved today at moderate cost increases. Initiatives like Efficiency Challenge 2004, a power supply design competition sponsored by EPA Energy Star and the California Energy Commission, will likely push the limits even further.

Table 8-1 Loading Table from CFX12V Power Supply Design Guide

| Loading | $\mathbf{2 0 \%}$ <br> Load | $\mathbf{5 0 \%}$ <br> Load | $\mathbf{1 0 0 \%}$ <br> Load |
| :--- | :---: | :---: | :---: |
| 2003 Intel required spec | $50 \%$ | $60 \%$ | $70 \%$ |
| 2004 Intel required spec | $60 \%$ | $70 \%$ | $70 \%$ |
| 2004 Intel recommended spec | $67 \%$ | $80 \%$ | $75 \%$ |

## Conclusion

Miniaturization trends for modern electronic appliances and their market diffusion by the billions are fueling a keen interest in moving toward more efficient designs. It is becoming clear that an extra cost of a few dollars for an appliance is returned many times over in terms of energy savings and environmental protection-and this realization is strengthening the recommendation and even the mandate of new protocols and requirements. These requirements will push technology advancements beyond the traditional cost-oriented model of minimizing the appliance's bill of materials. These trends will lead to a more rational use of our energy resources and will stimulate the development of new power management technologies, injecting renewed energy inside the power semiconductor industry.

### 8.3 Heat Disposal in Electronics Applications

## Active versus Passive Cooling

## Introduction

Miniaturization and portability trends in combination with increasing performance are contributing to the well known problem of heat concentration and dissipation in modern electronic appliances. The electronics industry's answer has so far mostly consisted of trying to improve existing methods and technologies. The processor industry is moving to Silicon On Insulator (SOI) technology to reduce the heat dissipation per transistor, while the power supply industry is trying to squeeze every last percentage point of efficiency out of their regulators. And the two together are working closer than ever in an effort to devise efficient management schemes to consume as little power as possible.

Such measures are slowing down the speed of the rise in temperature, without actually taming it.

In portable electronics the issue of power dissipation is compounded by the lack of good energy sources. Eventually fuel cells will become viable, charging will yield to fueling and energy availability will no longer be a problem in portable systems. When that happens the heat will remain the lowest common denominator; the ultimate problem to solve-unless we do something about it sooner, that is.

## Limits of Passive Cooling

The vast majority of heat management systems today relies on passive methods of cooling, typically based on a bulky mass of heat-conducting material shaped for maximum radiating surface (heatsink), attached to the heat source. The heatsink may be complemented as necessary by forced air circulation. In cases where space is at a premium heat pipes are utilized as means to transport the heat from the hot spot to peripheral areas where heat can be more easily disposed off. While heat pipes are state-of-the-art in modern notebook computers, such technology is less than desirable, as it is based on encapsulated fluids that may leak and damage the electronics. The fundamental limitation of passive cooling methods, including heat pipes, is that they rely on a negative temperature gradient to work. In other words the heat always has to flow from the higher temperature point to a lower temperature point. It follows that the device or load to be cooled will always be at higher temperature with respect to the heatsink and the ambient. With ambient temperature varying easily from 25 to $70^{\circ} \mathrm{C}$ and silicon failure rates proportional to the square of the silicon junction temperature, passive cooling resembles more a torture chamber for silicon rather than real refrigeration.

## Active Cooling

Active cooling is a forced means of refrigeration in which heat can be made to flow from the lower to the higher temperature spot. This is obviously the principle on which common refrigeration is based. While active cooling overcomes the "negative temperature gradient" barrier, it pays a price in terms of additional heat generation. Can active cooling be the solution?

The theoretical limit for efficient heat transport is achieved by the reversible heat engine obeying the Carnot cycle. The transport of heat by a Carnot cycle is described by Eq. 8-2

$$
P_{C O O L}=\frac{P_{L O A D} \times T_{C}}{\left(T_{H}-T_{C}\right)}
$$

where

$$
\begin{aligned}
P_{C O O L} & =\text { Power expenditure to cool with Carnot engine }(\mathrm{W}) \\
P_{L O A D} & =\text { Power dissipated by the load to be cooled }(\mathrm{W}) \\
T_{C} & =\text { Temperature of the cooled side }\left({ }^{\circ} \mathrm{K}\right) \\
T_{H} & =\text { Temperature of the hot side }\left({ }^{\circ} \mathrm{K}\right)
\end{aligned}
$$

Accordingly, in order to transport 100 W of heat from a cold surface $\left(27^{\circ} \mathrm{C}\right.$ ) to a hot surface (say $300^{\circ} \mathrm{C}$ ), an expenditure of power is theoretically necessary in absence of mechanical friction and other irreversibilites amounting to

$$
P_{C O O L}=\frac{100 \mathrm{~W} \times(27+273)}{(300-27)}=109 \mathrm{~W}
$$

Eq. 8-3

In thermodynamic terms, this transport can be looked at as a refrigeration process or a heat pump process.

This can be described as a refrigeration process with the Coefficient Of Performance (COP), defined as the ratio of the work required to the energy transferred for cooling (COPC), equal to $109 \mathrm{~W} / 100 \mathrm{~W}=1.09$. Or it can be seen as a heating process. In this case the cost of cooling, 109 W , is effectively "free" heat and hence the effective coefficient of performance (COPH) is $209 \mathrm{~W} / 100 \mathrm{~W}=2.09$.

Moving from thermodynamic to electronic terminology, let us now assume that 100 W is the power generated by a chip powered by a voltage regulator (whose efficiency is 100 percent for simplicity) and cooled by Carnot.

We have

$$
\begin{gather*}
P_{L O A D}=100 \mathrm{~W} \\
P_{C O O L}=109 \mathrm{~W} \\
\eta \%=100 \times P_{L O A D} /\left(P_{L O A D}+P_{C O O L}\right)=100 / 209=48 \%
\end{gather*}
$$

where $\eta$ is the efficiency, or ratio between useful power and overall power expenditure. Table 8-2 illustrates the relationships between these parameters and Figure 8-2 illustrates the elements at play and the power flow.

Notice that $\eta \%$ can also be calculated as $1 /(1+C O P C)$, still 48 percent for Carnot.

Adding to this the inefficiency of the voltage regulators powering the load and the engine and mechanical frictions, we can conclude that active cooling at best will yield overall efficiencies in the range of 40 percent.

## Active Cooling-Yes or No?

Can active cooling be viable at such levels of efficiency? Yes! Low efficiency is only a killer when it generates heat in the wrong places, namely at the junction of silicon transistors. Other than that, inefficiency is quite cheap.

Table 8-2 Watts Required to Transport 100 W of Power in a Carnot Cycle

| Carnot Efficiency | Carnot Figures | Formulas |
| :--- | :---: | :--- |
| $\mathrm{P}_{\text {C00L }}$ | 109 W | $100 \mathrm{Watt} \times \mathrm{COPC}$ |
| COPC <br> (C00ling) | 1.09 | $\mathrm{T}_{\mathrm{C}} /\left(\mathrm{T}_{\mathrm{H}}-\mathrm{T}_{\mathrm{C}}\right)=\mathrm{COPC}$ <br> $\left(\mathrm{T}\right.$ in $\left.{ }^{\circ} \mathrm{K}\right)$ |
| COPH <br> (Heating) | 2.09 | $\mathrm{T}_{\mathrm{H}} /\left(\mathrm{T}_{\mathrm{H}}-\mathrm{T}_{\mathrm{C}}\right)=\mathrm{COPH}=1$ <br> +COPC |
| $\eta \%$ Efficiency | $48 \%$ | $\eta=1 /(1+\mathrm{COPH})$ |



Figure 8-2 Schematic diagram of a Carnot engine cooling a 100 W load.
Watts are cheap; at $8 \mathrm{c} / \mathrm{kWh}$ a 100 W load consumes $0.8 \mathrm{c} / \mathrm{h}$. Depending on usage patterns a CPU may not work at full speed for more than a few hours a day, making the daily cost of such features around a few cents per day (say three) and a few dollars a year (say ten). This is not an unacceptable cost.

We can do a similar calculation with respect to fuel cells and find that active cooling technology would burn energy (by burning methane or whatever fuel we end up using) at twice the rate or more of conventional technology. But then again is that really a problem? People care about long untethered operation-which they can get with fuel cells-not about the rate of energy burning. So in the long run we would not discount active cooling technology in portable computing either, once fuel cells become a viable technology.

## The Hot Plate

Now that we are moving heat from the "cold" silicon junction to a "hot" plate for heat disposal, we have indeed turned the industry on its head; the hottest place is now the heat radiator, hotter than ambient, and the coldest place is the silicon junction. Doesn't this feel right? Would you want it the other way around ever again? Is a hot plate-perhaps as hot as $300^{\circ} \mathrm{C}$ or more-a problem? I don't think so. We deal routinely with hot surfaces at home (kitchen appliances, light bulbs) and on the road (motorcycles' tail pipes).

## Active Cooling Implementation

## Peltier

Examples of active cooling, like thermoelectric cooling based on a Peltier array, are found in satellite receivers where lowering the temperature of the LNA allows a lower noise figure, and in fiber optic network equipment where again, precision temperature control is required.

With thermoelectric cooling (Figure 8-3), a voltage is applied to an ohmic junction of two different conducting (thermocouple) or semi-conducting ( P - and N -type) materials, and the ensuing current flow results in absorption or release of energy (heat) at the junction as the electrons cross a corresponding "uphill" or "downhill" potential. The intensity of heat flow is proportional to the current and the process is reversible, namely a heat source at the junction will produce a corresponding current flow.

In Figure 8-3 the mechanism of an electron acquiring energy in order to overcome the opposing electric field $E_{C}$ and hence cooling the "cold" plate--in crossing the NP junction, as well as releasing energy in the presence of a favorable electric field $E_{H}$-and hence heating the "hot" platein crossing the PN junction as illustrated.

The heat flow being proportional to the current means that any current controller in the semiconductor manufacturer product portfolio can be easily adapted to control current and hence, via a thermistor, temperature in a Peltier array.


Figure 8-3 Illustration of Peltier effect with $V \times I=P_{\text {COOL }}$.
For example, Class D power amplifiers normally used to drive audio amplifiers are being applied successfully to drive Peltier arrays.

A few adventurous souls have applied Peltier cooling to their CPUs and managed to over-clock their PCs sensibly thanks to the lowered temperature. That Peltier could become mainstream in mass-market applications is dubious because of the extremely low efficiency, in the range of five percent, of Carnot. While we have made a case for cheap energy, an expenditure of 2 kW to cool a 100 W load seems to be a bit too much.

## Stirling

Stirling refrigerators-and variations on the theme--are mechanical systems based on compression and expansion of an inert gas by a piston. These systems yield efficiency closest to the ideal Carnot cycle and are being seriously investigated for high end CPU applications like IA64.
Because of their complexity, mechanical nature with moving parts, and cost it is unlikely that this will be the technology that will shrink heatsinks and displace heat pipes for high volume applications either.

## What, Then?

What we need is an active cooling technology that has the efficiency of the Stirling and the solid state electronics makeup of Peltier. A solid state, electronically inherent solution to heat management must exist, if for no other reason than to mitigate the embarrassing dependence of the high tech solid state electronics industry on Iron Age passive heatsink technology.

A few pioneering companies have already advanced claims to this extent, but they still have little to show other than papers.

What we need now is a mindset change for our industry; enough with the single minded push of efficiency gains and on with creative ways to bring to the mainstream a viable active cooling technology.

### 8.4 Web Based Design Tools

## The Tools on the Web

It is becoming increasingly popular to aid the sale of semiconductor products with web programs that facilitate the selection or the design of such products and in some cases even their design into the customer application.

There are essentially three primary classes of offerings on the web today:

## Visual Basic or Excel Based Programs

Like POWER4-5-6, these programs are equation based and focus on predetermined topologies. As each "case" is represented by a set of equations, the flexibility is null: the simplest modification requires the creation of a new "case" or application. It is also doubtful that this approach can solve complex mathematical problems such as treating systems that don't rely on constant clock frequency of operation (hysteretic mode, constant on-, and constant off-time systems) or resolve transient response, start-up, and short circuit behavior with good accuracy.

Visual Basic/Excel programs are generally intended for distribution, servicing a large number of small customers in need of hand holding. These programs are inexpensive and some of them are provided free of charge by semiconductor companies.

## Simulation Based Tools

Offered for free-by many semiconductor companies bundled with the company models (FSC-FETBench, NSC-Web-Bench)
Offered for sale-but immediately usable as DEMO download—by software companies like SPECTRUM-SOFT (MICRO-CAP simulator) bundled with available models and pointers to models that can be downloaded from semiconductor companies.
As with any simulator, this is potentially an "all crunching" tool with adequate flexibility to cover any possible case, say simulate a circuit with an extra input filter or without one.

The flexibility of a simulation tool will be more evident as the web tool begins to offer more complex functions (non-constant frequency systems, transient response, startup behavior, etc.) and becomes interactive, allowing the designer to modify (however slightly) on the fly the circuit they want to simulate. In schemes where the topology is fixed and the designer can only input a few values, it may be difficult to differentiate between the performances of the two tools (simulator versus equation based).

A simulation based system can be exploited internally by a design and apps community to a degree of flexibility (real system design) vastly superior to the one achievable on the web. Naturally these tools can do all that Visual Basic/Excel tools can do and more, satisfying any level of demand.

For system simulations, high level simulators like SIMPLIS from Transim can do the job in seconds, whereas the normal SPICE approach would take much longer, sometimes weeks. SIMPLIS requires a block diagram specific to the chip at hand and general parameters for the elements, like bandwidth, gain of the error amp, etc.

This comes from the data sheet and contacts with designers and apps engineers, so generally does not directly draw on the SPICE models accumulated in the design community.

## Models

The semiconductor company puts out models that the electrical engineer can use with his preferred SPICE simulator. This tool is most appropriate for components (discretes) and simple devices (opamps, comparator). Typically the system designer is interested in in-depth simulation of subsets of his total system, as attempting to simulate the entire system with SPICE might take weeks.

The intended audience for models on the web is the system designers of both big and small companies.

Publishing models on the web is a good investment for semiconductor companies; once a company puts its models on the web, dozens of software companies like SPECTRUMSOFT will propagate the use of these models via their own simulators.

### 8.5 Motor Drivers for Portable Electronic Appliances

## Introduction

The consumer segment is the biggest and fastest growing of the electronics markets for ICs. This market is fueled by the success of gadgets like digital still cameras, MP3 and DVD players, set-top boxes, video game consoles, cell phones-all electronic "toys" that require motors. These motors are for features such as moving lenses in cameras, spinning disks, and moving read/write heads. In addition, auxiliary elements inside electronics, such as cooling fans and CD-ROM/RW/DVD-ROM drives, also employ motors. More recently, camera phones have even incorporated motors inside the cellular handset. Each one of the motors in these applications requires a motor driver, making motor driver ICs a very fast-growing and exciting market.

This section will discuss the motion control requirements in modern digital still cameras, possibly the gadgets housing the highest density of motors in a small volume. It will also discuss a motor driver solution based on a highly integrated motor driver IC (circled in Figure 8-4).


Figure 8-4 DSC mainboard with a motor driver IC on board.

## Camera Basics

Most digital cameras have an optical zoom, a digital zoom, or both. An optical zoom lens actually moves outward toward the subject to take sharp close-up photographs; this is the same kind of zoom lens found in
traditional cameras. Digital zoom is a function of software inside the camera that crops the edges from a photograph and electronically enlarges the center portion of the image to fill the frame, resulting in a photograph with less detail. The opening (or aperture), through which light enters the camera is controlled by an iris diaphragm (mimicking the human eye) inside the lens. A shutter controls the time during which light is permitted to enter the camera. Adjusting the shutter speed in conjunction with the width of aperture allows the proper amount of light in to expose the film.

## Motors and Motor Drivers

Figure 8-5 illustrates the three types of motors in a DSC. A DC actuator is typically used to drive the shutter. This actuator is controlled in Constant Current Drive (CCD) mode for high-speed shutter operation (higher than $1 / 2000^{\text {th }}$ of a second in modern digital cameras). A step motor will assure precise position control for auto focusing. The optical zoom can be implemented with a DC motor or a step motor. For fast zooming operation, especially when DSC power is turned on, the DC motor is preferable because of its higher torque compared to a step motor. On the other hand, for smooth and precise zooming during normal operation the step motor can be preferable. Iris operation is done with DC actuators for single iris applications and with step motors when precise position control is required (multi iris).

Fairchild Semiconductor offers a motor driver IC, the FAN8702, with six channel drivers ( CH 1 through 6 , each driving a single winding) on board that are capable of powering the entire camera set.
Figure 8-6 shows a full set of motors in a DSC. The six channels are specialized as follows:

DC actuator for shutter (Channel 5)
Step motor for auto focus (Channels 1 and 2-two windings)
Step motor for iris (Channels 3 and 4-two windings)
DC motor for optical zoom (Channel 6-this channel has the brake function necessary in a DC motor because of its moment of inertia)

## Driving Implementation

The main motor driving methods in DSCs are Constant Voltage Drive (CVD) and Constant Current Drive (CCD). Voltage PWM is sometimes used to supply proper voltages to different motors from a fixed power supply. For example, a lens barrel maker may release a new DC zoom motor


DC Actuator


Step Motor


DC Motor

| Auto Focus | Shutter | Zoom | Iris |
| :---: | :---: | :---: | :---: |
| Step Motor | DC Actuator | Step or DC Motor | Step or DC Motor |



Figure 8-5 Lens motor assembly in DSC.
and DC actuator iris specified at 3 V and 3.6 V respectively, against an available VM (motor supply voltage) fixed at 4 V . In this case the DSP or Servo IC may have to generate a PWM signal with a 0.75 and 0.9 duty cycle to take the 4 V down to 3 V and 3.6 V . Such PWM signal frequency will have to be set above 100 kHz due to the low inductance value in small DSC motors.


Figure 8-6 (1) DC actuator shutter, (2) Step motor auto focus, (3) Step motor iris, (4) DC zoom.

## Efficiency

The FAN8702 combo motor driver has four command inputs for adjusting output voltage and current levels, set respectively by pins VC1, VC2, IAE, and ISH. The proper choice of output voltages and currents leads to minimum power dissipation. Such high levels of flexibility make simple control methods like CVD and CCD the most popular. These methods, in addition to being simple, compact, and cost effective, are also inherently low noise thanks to the absence of switching transitions typical of PWM architectures. Appendix G provides the data sheet of FAN8702 for more technical details.

## DSC Power Consumption

Digital still cameras can be powered by one or more Lithium-Ion cells. As a reference, a DSC in the class of the Samsung Digimax V50 is powered by one $\mathrm{Li}^{+}$cell ( $3.7 \mathrm{~V}, 1440 \mathrm{mAh}$ ), storing roughly 5 Wh of energy. The Canon EOS300D Digital Rebel is powered by two $\mathrm{Li}^{+}$cells ( 7.4 V , 1100 Ah ) storing roughly 8 Wh of energy. This camera typically consumes 1 W in idle mode with peaks of 8 W when photographing with flash. Hence, the untethered operation of this DSC will vary, ranging from one to eight hours depending on its frequency and mode of use.

## Conclusion

Amazingly, motors are able to adapt to the most demanding miniaturization trends and in fact, now we are starting to find "micro" (l inch, 1.5 Gbyte) hard disk drives in smart phones. HDDs need a spindle and a voice coil motor to operate. The new camera phones coming to market may soon have on board all the motors mentioned so far, including optics
and mass storage motors-adding up to six of them-all in a pretty cramped space. Along with all these motors comes the need for efficient and up-integrated motor drivers, such as the one discussed earlier in this chapter. This type of motor driver IC can meet the increasing demand for low power dissipation, control, and diminishing space of modern portable appliances.

## This Page Intentionally Left Blank

## Appendix A

## Fairchild Specifications for FAN5093

## FAIRCHILD

## FAN5093

## Two Phase Interleaved Synchronous Buck Converter for VRM 9.x Applications

## Features

- Programmable output from 1.10 V to 1.85 V in 25 mV steps using an integrated 5-bit DAC
- Two interleaved synchronous phases for maximum performance
- 100 nsec transient re sponse time
- Built-in current sharing between phases
- Remote sense
- Programmable Active Droop " (Voltage Positioning)
- Programmable switching frequency from 100 KHz to ( MHy per phase
- Adaptive delay gate switching
- Integrated high-current gate drivers
- Integrated Power Good. OV, UV. Enable/Sott Start functions
- Drives N -channel MOSFETs
- Operation optimized for I2V operation
- High efficiency mode (E*) at light load
- Overcurrent protection using MOSFET staning
- 24 pin TSSOP package


## Applications

- Power supply for Pentium ${ }^{\text {R }}$ IV
- Power supply for Athlon ${ }^{k}$
- VRM for Pentium IV proceswor
- Programmable step-down power supply


## Description

The FAN5093 is a symchronous two-phase DC• DC controller IC which provides a highly accurate, programmable output voltage for VRM 9.x processors. Two interleaved synchronous buck regulator phases with built-in current sharing operate $180^{\circ}$ out of phase to prowide the fast transient response needed to satisfy high current applications while mimimiong external components.
The FAN5093 features. Programmable Active Droop ${ }^{\prime \prime}$ for transient response with minimum output capacitance. It has integrated high-current qate drivers. with adaptive delay gate witching. efiminating the need tor external drive devices. The FANS09. 3 uses in 5 -bit D/A converter to program the output voltage from 1.30 V w 1.85 V in 25 mV sleps with an accuracy of $1 \%$. The FAN 5093 uses a high level of integration to deliver load currents in excess of 50A from a 12 V source with minimal external circuitry
The FAN5093 also offers integrated fonctions including Power Good, Output Enathle/Soft Start, under-voltage lockout, wer-voltage protection. and adjustable current limiting with independent current sense on catch phase. It is available in a 24 pin TSSOP package

Block Diagram


## Pin Assignments



Pin Definitions

| Pin Number | Pin Name | Pin Function Description |
| :---: | :---: | :---: |
| 1-5 | VIDO-4 | Voltage Identification Code Inputs. Open collector/TTL compatible inputs will program the output voltage over the ranges specified in Table 1. Internally Pulled Up. |
| 6 | BYPASS | 5 V Rail. Bypass this pin with a $0.1 \mu \mathrm{~F}$ ceramic capacitor to AGND. |
| 7 | AGND | Analog Ground. Return path for low power analog circuitry. This pin should be connected to a low impedance system ground plane to minimize ground loops. |
| 8 | LDRVB | Low Side FET Driver for B . Connect this pin to the gate of an N -channel MOSFET for synchronous operation. The trace from this pin to the MOSFET gate should optimally be $<0.5^{\prime \prime}$. |
| 9 | PGNDB | Power Ground B. Return pin for high currents flowing in low-side MOSFET. Connect directly to low-side MOSFET source. |
| 10 | SWB | High side driver source and low side driver drain switching node B. Gate drive return for high side MOSFET, and negative input for low-side MOSFET current sense. |
| 11 | HDRVB | High Side FET Driver B . Connect this pin to the gate of an N -channel MOSFET. The trace from this pin to the MOSFET gate should optimally be $<0.5$ ". |
| 12 | BOOTB | Bootstrap B. Input supply for high-side MOSFET. |
| 13 | BOOTA | Bootstrap A. Input supply for high-side MOSFET. |
| 14 | HDRVA | High Side FET Driver $A$. Connect this pin to the gate of an $N$-channel MOSFET. The trace from this pin to the MOSFET gate should optimally be $<0.5 \mathrm{\prime} \mathrm{\prime}$. |
| 15 | SWA | High side driver source and low side driver drain switching node A. Gate drive return for high side MOSFET, and negative input for low-side MOSFET current sense. |
| 16 | PGNDA | Power Ground A. Return pin for high currents flowing in low-side MOSFET. Connect directly to low-side MOSFET source. |
| 17 | LDRVA | Low Side FET Driver for A . Connect this pin to the gate of an N -channel MOSFET for synchronous operation. The trace from this pin to the MOSFET gate shouid optimally be <0.5" |
| 18 | VCC | VCC. Internal IC supply. Connect to system 12 V supply, and decouple with a $10^{3 / 4}$ resistor and $1 \mu \mathrm{~F}$ ceramic capacitor. |
| 19 | PWRGD | Power Good Flag. An open collector outpul that will be logic LOW if the output voltage is less than 350 mV less than the nominal output voltage setpoint. Power Good is prevented from going low until the output voltage is out of spec for $500 \mu \mathrm{sec}$. |


| Pin Number | Pin Name | Pin Function Description |
| :---: | :--- | :--- |
| 20 | ILIM | Current Limit. A resistor from this pin to ground sets the over current trip level. |
| 21 | DROOP/E* | Droop Control/Energy Star Mode Control. A resistor from this pin to ground <br> sets the amount of droop by controlling the gain of the current sense amplifier. <br> When this pin is pulled high to BYPASS, the phase A drivers are turned off for <br> Energy-star operation. |
| 22 | ENABLE/SS | Output Enable/Sottstart. A logic LOW on this pin will disable the output. An <br> $10 \mu A$ internal current source allows for open collector control. This pin also <br> doubles as soft start. |
| 23 | RT | Frequency Set. A resistor from this pin to ground sets the switching frequency. |
| 24 | VFB | Voltage Feedback. Connect to the desired regulation point at the output of the <br> converter. |

Absolute Maximum Ratings (Absolute Maximum Ratings are the values beyond which the device may be damaged or have it's useful life impaired. Functional operation under these conditions is not implied.)

| Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage VCC |  | 15 | $V$ |
| Supply Voltages BOOT to PGND |  | 24 | V |
| BOOT to SW |  | 24 | $V$ |
| Voltage Identification Code Inputs, VIDO-VID4 |  | 6 | $V$ |
| VFB, ENABLE/SS, PWRGD, DROOP/E* |  | 6 | V |
| SWA, SWB to AGND ( $<1 \mu s$ ) | -3 | 15 | $V$ |
| PGNDA, PGNDB to AGND | -0.5 | 0.5 | $V$ |
| Gate Drive Current, peak pulse |  | 3 | A |
| Junction Temperature, $\mathrm{T}_{J}$ | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Ratings

| Parameter | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Lead Soldering Temperature, 10 seconds |  |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation, PD |  |  | 650 | mW |
| Thermal Resistance Junction-to-Case, $\Theta_{J C}$ |  | 16 |  | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
| Thremal Resistance Junction-to-Ambient, $\Theta_{J A}$ |  | 84 |  | ${ }^{\circ} \mathrm{CM}$ |

## Recommended Operating Conditions (See Figure 2)

| Parameter | Conditions | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Output Driver Supply, BOOTA, B |  | 16 | 22 | V |
| Ambient Operating Temperature |  | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage VCC |  | 10.8 | 13.2 | V |

## Electrical Specifications

( $\mathrm{V}_{C C}=12 \mathrm{~V}, \mathrm{VID}=[01111]=1.475 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ using circuit in Figure 2, unless otherwise noted.)
The $\bullet$ denotes specifications which apply over the full operating temperature range.

| Parameter | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply |  |  |  |  |  |  |
| UVLO Hysteresis |  |  |  | 0.5 |  | V |
| 12 V UVLO | Rising Edge | - | 8.5 | 9.5 | 10.3 | V |
| 12V Supply Current | PWM Output Open |  |  | 20 |  | mA |
| Internal Voltage Regulator |  |  |  |  |  |  |
| BYPASS Voltage |  |  | 4.75 | 5 | 5.25 | V |
| BYPASS Capacitor |  |  | 100 |  |  | nF |
| VREF and DAC |  |  |  |  |  |  |
| Output Voltage | See Table 1 | - | 1.100 |  | 1.850 | V |
| Initial Voltage Setpoint ${ }^{1}$ | ILOAD $=04, \mathrm{VID}=[0111 \mathrm{t}]$ |  | 1.460 | 1.475 | 1.490 | V |
| Output Temperature Drift | $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ |  |  | 5 |  | mV |
| Line Regulation | $\mathrm{V}_{C C}=11.4 \mathrm{~V}$ to 12.6 V | - |  | 130 |  | $\overline{\mu \mathrm{V}}$ |
| Droop ${ }^{2}$ | ILOAD $=69 \mathrm{~A}, \mathrm{R}_{\text {DROOP }}=13.3 \mathrm{k} 3 / 4$ |  |  | 56 |  | mV |
| Programmable Droop Range |  |  | 0 |  | 1.25 | $\mathrm{m}^{3 / 4}$ |
| Response Time | $\Delta V_{\text {out }}=10 \mathrm{mV}$ |  |  | 100 |  | nsec |
| Current Mismatch | $\begin{aligned} & \text { ROS,on }(A)=\text { RDS,on }(B) . \\ & \text { LLOAD }=69 \mathrm{~A}, \text { Droop }=1 \mathrm{~m}^{3 / 4} \end{aligned}$ |  |  |  | 5 | \% |
| VID Inputs |  |  |  |  |  |  |
| Input LOW current, VID pins | $\mathrm{V}_{\mathrm{VID}}=0.4 \mathrm{~V}$ |  | -60 |  |  | $\mu \mathrm{A}$ |
| VID V ${ }_{\text {IH }}$ |  |  | 2.0 |  |  | V |
| VID $\mathrm{V}_{\mathrm{LL}}$ |  |  |  |  | 0.8 | V |
| Oscillator |  |  |  |  |  |  |
| Oscillator Frequency | $\mathrm{RT}=54.9 \mathrm{k} 3 / 4$ | - | 440 | 500 | 560 | kHz |
| Oscillator Range | RT $=137.5 \mathrm{k} 3 / 4$ to $\overline{13} .75 \mathrm{k}^{3} / 4$ |  | 200 |  | 2000 | kHz |
| Maximum Duty Cycle | RT $=137.5 \mathrm{k} 3 / 4$ |  |  | 90 |  | \% |
| Minimum LDRV on-time | RT $=13.75 \mathrm{k}^{3 / 4}$ |  |  | 330 |  | nsec |
| Gate Drive |  |  |  |  |  |  |
| Gate Drive On-Resistance | Sink \& Source |  |  | 1.0 |  | 3/4 |
| Output Driver Rise \& Fall Time | See Figure 1, $\mathrm{C}_{L}=3000 \mathrm{pF}$ |  |  | 20 |  | nsec |
| Enable/Soft Start |  |  |  |  |  |  |
| Soft Start Current |  |  |  | 10 |  | $\mu \mathrm{A}$ |
| Enable Threshold | $\begin{aligned} & \text { ON } \\ & \text { OFF } \end{aligned}$ |  | 1.0 |  | 0.4 | V |
| Power Good |  |  |  |  |  |  |
| PWRGD Threshold | Logic LOW, VVID - VPWRGD | - | 85 | 88 | 92 | \%VOUT |
| PWRGD Output Voltage | $\mathrm{I}_{\text {sink }}=4 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| PWRGD Delay | High $\rightarrow$ Low |  |  | 500 |  | $\mu \mathrm{sec}$ |
| OVP and OTP |  |  |  |  |  |  |
| Output Overvoltage Detect |  | - | 2.1 | 2.2 | 2.3 | V |
| Over Temperature Shutdown |  |  | 130 | 140 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Over Temperature Hysteresis |  |  |  | 40 |  | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. As measured at the converter's VFB sense point. For motherboard applications, the PCB layout should exhibit no more than $0.5 \mathrm{~m} \Omega$ trace resistance between the converter's output capacitors and the CPU. Remote sensing should be used for optimal performance
2. Using the VFB pin for remote sensing of the converter's output at the load, the converter will be in compliance with VRM $9 . x$ specification.

## Gate Drive Test Circuit



Figure 1. Output Drive Timing Diagram
Table 1. Output Voltage Programming Codes

| VID4 | VID3 | VID2 | VID1 | VIDO | Vout to CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | OFF |
| 1 | 1 | 1 | 1 | 0 | 1.100 V |
| 1 | 1 | 1 | 0 | 1 | 1.125 V |
| 1 | 1 | 1 | 0 | 0 | 1.150 V |
| 1 | 1 | 0 | 1 | 1 | 1.175 V |
| 1 | 1 | 0 | 1 | 0 | 1.200 V |
| 1 | 1 | 0 | 0 | 1 | 1.225 V |
| 1 | 1 | 0 | 0 | 0 | 1.250 V |
| 1 | 0 | 1 | 1 | 1 | 1.275 V |
| 1 | 0 | 1 | 1 | 0 | 1.300 V |
| 1 | 0 | 1 | 0 | 1 | 1.325 V |
| 1 | 0 | 1 | 0 | 0 | 1.350 V |
| 1 | 0 | 0 | 1 | 1 | 1.375 V |
| 1 | 0 | 0 | 1 | 0 | 1.400 V |
| 1 | 0 | 0 | 0 | 1 | 1.425 V |
| 1 | 0 | 0 | 0 | 0 | 1.450 V |
| 0 | 1 | 1 | 1 | 1. | 1.475 V |
| 0 | 1 | 1 | 1 | 0 | 1.500 V |
| 0 | 1 | 1 | 0 | 1 | 1.525 V |
| 0 | 1 | 1 | 0 | 0 | 1.550 V |
| 0 | 1 | 0 | 1 | 1 | 1.575 V |
| 0 | 1 | 0 | 1 | 0 | 1.600 V |
| 0 | 1 | 0 | 0 | 1 | 1.625 V |
| 0 | 1 | 0 | 0 | 0 | 1.650 V |
| 0 | 0 | 1 | 1 | 1 | 1.675 V |
| 0 | 0 | 1 | 1 | 0 | 1.700 V |
| 0 | 0 | 1 | 0 | 1 | 1.725 V |
| 0 | 0 | 1 | 0 | 0 | 1.750 V |
| 0 | 0 | 0 | 1 | 1 | 1.775 V |
| 0 | 0 | 0 | 1 | 0 | 1.800 V |
| 0 | 0 | 0 | 0 | 1 | 1.825 V |
| 0 | 0 | 0 | 0 | 0 | 1.850 V |

Note:

1. $0=V$ ID pin is tied to GND
$1=$ VID pin is pulled up to 5 V

FAN5093
PRODUCT SPECIFICATION

## Typical Operating Characteristics

( $V_{C C}=12 \mathrm{~V}$, $V_{O U T}=1.475 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ using circuit in Figure 2, unless otherwise noted.)


HIGH-SIDE GATE DRIVES, NORMAL OPERATION


HIGH-SIDE GATE DRIVES, RISE / FALL TIME

adaptive gate delay


HIGH-SIDE GATE DRIVES, E-MODE


LOW-SIDE GATE DRIVES, RISE / FALL TIME


## PRODUCT SPECIFICATION

Typical Operating Characteristics (Continued)


CURRENT SHARING, 3OA LOAD



CURRENT LIMIT


OUTPUT RIPPLE, 70A LOAD


CURRENT SHARING, 7OA LOAD
${ }^{\text {CHI }}$ CH2



Typical Operating Characteristics (Continued)


## Application Circuit



Figure 2. Application Circuit for 70A VRM 9.x Desktop Application

Table 2. FAN5093 Application Bill of Materials for Figure 2

| Reference | QTY | Description | Manufacturer / Number |
| :---: | :---: | :---: | :---: |
| U1 | 1 | IC, PWM, FAN5093 | Fairchild FAN5093 |
| Q1-8 | 8 | NFET, 30V, 50A, 9m3/4 | Fairchild FDD6696 |
| D1, 2, 3 | 3 | DIOS, $40 \mathrm{~V}, 500 \mathrm{~mA}$ | Fairchild MBR0540 |
| L1, 2 | 2 | IND. $850 \mathrm{nH}, 30 \mathrm{~A}, 0.9 \mathrm{~m} / 4$ | Inter-Technical SCTA5022A-R85M |
| L3 | opt | IND, $750 \mathrm{nH}, 20 \mathrm{~A}, 3.5 \mathrm{~m} / 4$ | Inter-Technical SC4015-R75M |
| R1-4,9 | 5 | 4.734, 5\% |  |
| R5-8 | 4 | 2.23/4, 5\% |  |
| R10 | 1 | 103/4, $5 \%$ |  |
| R11 | 1 | 10K, $5 \%$ |  |
| R12 | 1 | 75.OK, 1\% |  |
| R13 | 1 | 13.3K, 1\% |  |
| R14 | 1 | 56.2K, 1\% |  |
| C1-6 | 6 | 1.0んf, $25 \mathrm{~V}, 10 \%$, 7 R |  |
| C7-10 | 4 | $0.1 \mu \mathrm{f}, 16 \mathrm{~V}, 10 \%$, 7 7R |  |
| Cin | 4 | 1500 $\mathrm{ft}, 16 \mathrm{~V}, 20 \%, 12 \mathrm{~m} 3 / 4$, Aluminum Esectrolytic | Rubycon 16MBZ1500M |
| Cout | 8 | $2200 \mu \mathrm{f} .6 .3 \mathrm{~V}, 20 \%, 12 \mathrm{~m} 3 / 4$, Aluminum Electrolytic | Rubycon 6.3MBZ2200M |

## Application Information

## Operation

## The FAN5093 Controller

The FAN5093 is a programmable synchronous two-phase DC-DC controller IC. When designed with the appropriate external components, the FAN5093 can be configured to deliver more than 50A of output current, for VRM 9.x applications. The FAN5093 functions as a fixed frequency PWM step down regulator, with a high efficiency mode ( $\mathrm{E}^{*}$ ) at light load.

## Main Control Loop

Refer to the FAN5093 Block Diagram on page 1. The FAN5093 consists of two interleaved synchronous buck converters, implemented with summing-mode control. Each phase has its own current feedback, and there is a common voltage feedback.

The two buck converters controlled by the FAN5093 are interleaved, that is, they run $180^{\circ}$ out of phase. This minimizes the RMS input ripple current, minimizing the number of input capacitors required. It also doubles the effective switching frequency, improving transient response.

The FAN5093 implements "summing mode control", which is different from both classical voltage-mode and currentmode control. It provides superior performance to either by allowing a large converter bandwidth over a wide range of output loads and external components. No external compensation is required.

The control loop of the regulator contains two main sections: the analog control block and the digital control block. The analog section consists of signal conditioning amplifiers feeding into a comparator which provides the input to the digital control block. The signal conditioning section accepts inputs from a current sensor and a voltage sensor, with the voltage sensor being common to both phases, and the current sensor separate for each. The voltage sensor amplifies the difference between the VFB signal and the reference voltage from the DAC and presents the output to each of the two comparators. The current control path for each phase takes the difference between its PGND and SW pins when the lowside MOSFET is on, reproducing the voltage across the MOSFET and thus the input current; it presents the resulting signal to the same input of its summing amplifier, adding its signal to the voltage amplifier's with a certain gain. These two signals are thus summed together. This sum is then presented to a comparator looking at the oscillator ramp, which provides the main PWM control signal to the digital control block. The oscillator ramps are $180^{\circ}$ out of phase with each other, so that the two phases are on alternately.

The digital control block takes the analog comparator input to provide the appropriate pulses to the HDRV and LDRV
output pins for each phase. These outputs control the external power MOSFETs.

## Response Time

The FAN5093 utilizes leading-edge, not trailing-edge control. Conventional trailing-edge control turns on the high-side MOSFET at a clock signal, and then turns it off when the error amplifier output voltage is equal to the ramp voltage. As a result, the response time of a trailing-edge converter can be as long as the off-time of the high-side driver, nearly an entire switching period. The FAN5093's leading-edge control turns the high-side MOSFET on when the error amplifier output voltage is equal to the ramp voltage, and turns it off at the clock signal. As a result, when a transient occurs, the FAN5093 responds immediately by turning on the high-side MOSFET. Response time is set by the internal propagation delays, typically 100 nsec . In worst case, the response time is set by the minimum on-time of the low-side MOSFET, 330 nsec .

## Oscillator

The FAN5093 oscillator section runs at a frequency determined by a resistor from the RT pin to ground according to the formula

$$
\mathrm{R}_{\mathrm{T}}(\Omega)=\frac{27.5 \mathrm{E} 9}{\mathrm{f}(\mathrm{~Hz})}
$$

The oscillator generates two internal sawtooth ramps, each at one-half the oscillator frequency, and running $180^{\circ}$ out of phase with each other. These ramps cause the turn-on time of the two phases to be phased apart. The oscillator frequency of the FAN5093 can be programmed from 200 KHz to 2 MHz with each phase running at 100 KHz to 1 MHz , respectively. Selection of a frequency will depend on various system performance criteria, with higher frequency resulting in smaller components but typically lower efficiency.

## Remote Voltage Sense

The FAN5093 has true remote voltage sense capability, eliminating errors due to trace resistance. To utilize remote sense, the VFB and AGND pins should be connected as a Kelvin trace pair to the point of regulation. such as the processor pins. The converter will maintain the voltage in regulation at that point. Care is required in layout of these grounds; see the layout guidelines in this datasheet.

## High Current Output Drivers

The FAN5093 contains four high current output drivers that utilize MOSFETs in a push-pull configuration. The drivers for the high-side MOSFETs use the BOOT pin for input power and the SW pin for return. The drivers for the low-side MOSFETs use the VCC pin for input power and the PGND pin for return. Typically, the BOOT pin will use a charge pump as shown in Figure 2. Note that the BOOT and VCC pins are separated from the chip's internal power and ground, BYPASS and AGND, for switching noise immunity.

## Adaptive Delay Gate Drive

The FAN5093 embodies an advanced design that ensures minimum MOSFET transition times while eliminating shoot-through current. It senses the state of the MOSFETs and adjusts the gate drive adaptively to ensure that they are never on simultaneously. When the high-side MOSFET turns off, the voltage on its source begins to fall. When the voltage there reaches approximately 2.5 V , the low-side MOSFETs gate drive is applied. When the low-side MOSFET turns off, the voltage at the LDRV pin is sensed. When it drops below approximately 2 V , the high-side MOSFET's gate drive is applied.

## Maximum Duty Cycle

In order to ensure that the current-sensing and chargepumping work, the FAN5093 guarantees that the low-side MOSFET will be on a certain portion of each period. For tow frequencies, this occurs as a maximum duty cycle of approximately $90 \%$. Thus at 250 KHz , with a period of $4 \mu \mathrm{sec}$, the low-side will be on at least $4 \mu \mathrm{sec} \cdot 10 \%=400 \mathrm{nsec}$. At higher frequencies, this time might fall so low as to be ineffective. The FAN5093 guarantees a minimum low-side on-time of approximately 330 nsec, regardless of duty cycle.

## Current Sensing

The FAN5093 has two independent current sensors, one for each phase. Current sensing is accomplished by measuring the source-to-drain voltage of the low-side MOSFET during its on-time. Each phase has its own power ground pin, to permit the phases to be placed in different locations without affecting measurement accuracy. For best results, it is important to connect the PGND and SW pins for each phase as a Kelvin trace pair directly to the source and drain, respectively, of the appropriate low-side MOSFET. Care is required in the layout of these grounds; see the layout guidelines in this datasheet.

## Current Sharing

The two independent current sensors of the FAN5093 operate with their independent current control loops to guarantee that the two phases each deliver half of the total output current.
The only mismatch between the two phases occurs if there is a mismatch between the RDS,on of the low-side MOSFETs.

## Light Load Efficiency

At light load, the FAN5093 uses a number of techniques to improve efficiency. Because a synchronous buck converter is two quadrant, able to both source and sink current, during light load the inductor current will flow away from the output and towards the input during a portion of the switching cycle. This reverse current flow is detected by the FAN5093 as a positive voltage appearing on the low-side MOSFET during its on-time. When reverse current flow is detected, the low-side MOSFET is turned off for the rest of the cycle, and the current instead flows through the body diode of the high-side MOSFET, returning the power to the source. This technique substantially enhances light load efficiency.

## Short Circult Current Characteristics (ILIM Pin)

The FAN5093 short circuit current characteristic incledes a function that protects the DC-DC converter from damage in the event of a short circuit. The short circuit limit is set with the Rs resistor, as given by the formula

$$
\mathrm{R}_{\mathrm{S}}(\Omega)=\mathrm{I}_{\mathrm{SC}} \cdot \mathrm{R}_{\mathrm{DS}, \text { on }} \cdot \mathrm{R}_{\mathrm{T}} \cdot 3.33
$$

with Isc the desired output current limit, RT the oscillator resistor and $\mathrm{R}_{\mathrm{DS}}$, on one phase's low-side MOSFET's on resistance. Remember to make the Rs large enough to include the effects of initial tolerance and temperature variation on the MOSFETs' RDs,on.

Important Note! The oscillator frequency must be selected before selecting the current limit resistor, because the value of $R T$ is used in the calculation of $\mathrm{Rs}_{\mathrm{S}}$.

When an overcurrent is detected, the high-side MOSFETs are turned off, and the low-side MOSFETs are turned on, and they remain in this state until the measured current through the low-side MOSFET has returned to zero amps. After reaching zero, the FAN5093 re-soft-starts, ensuring that it can also safely turn on into a short.

A limitation on the current sense circuit is that ISC $\cdot \mathrm{R}_{\mathrm{DS}}$,on must be less that 375 mV . To ensure correct operation, use $\mathrm{J}_{\mathrm{SC}} \bullet$ Reds,on $\delta 300 \mathrm{mV}$; between 300 mV and 375 mV , there will be some non-linearity in the short-circuit current not accounted for in the equation.

As an example, consider the typical characteristic of the DC-DC converter circuit with two FDP6670AL low-side MOSFETs (RDS $=6.5 \mathrm{~m} \Omega$ maximum at $25^{\circ} \mathrm{C} \cdot 1.2$ at $75^{\circ} \mathrm{C}$ $=7.8 \mathrm{~m} \Omega$ each, or $3.9 \mathrm{~m} \Omega$ total) in each phase, $\mathrm{RT}=42.1 \mathrm{~K} 3 / 4$ ( 600 KHz oscillator) and a $50 \mathrm{~K} 3 / 4 \mathrm{Rs}$.

The converter exhibits a normal load regulation characteristic until the voltage across the MOSFETs exceeds the internal short circuit threshold of $50 \mathrm{~K}^{3} / 4 /\left(3.9 \mathrm{~m}^{3 / 4} \cdot 41.2 \mathrm{~K} 3 / 4 \cdot 6.66\right)$ $=47 \mathrm{~A}$. [ Note that this current limit level can be as high as $50 \mathrm{~K} 3 / 4 /\left(3.5 \mathrm{~m}^{3 / 4} \cdot 41.2 \mathrm{~K} 3 / 4 \cdot 6.66\right)=52 \mathrm{~A}$, if the MOSFETs have typical RDS, on rather than maximum, and are at $25^{\circ} \mathrm{C}$ ] At this point, the internal comparator trips and signals the controller to leave on the low-side MOSFETs and keep off the high-side MOSFETs. The inductor current decreases, and power is not applied again until the inductor current reaches 0 A and the converter attempts to re-softstart.

## $E^{*}$-mode

In addition, further enhancement in efficiency can be obtained by putting the FAN5093 into E*-mode. When the Droop pin is pulled to the 5 V BYPASS voltage, the " A " phase of the FAN5093 is completly turned off, reducing in half the amount of gate charge power being consumed. $\mathrm{E}^{*}$-mode can be implemented with the circuit shown in Figure 3.


Figure 3. Implementing E*-mode Control
Note: The charge pump for the HIDRVs should be based on the "B" phase of the FANSOH?, since the "A" phase is off in E*-mode

## Internal Voltage Reference

The reference included in the FAN5093 is a precision bandgap voltage reference. Its internat resistors are precisely trimmed to provide a near zero temperature coefficient (TC) Based on the reference is the output from an integrated 5 -bit DAC. The DAC monitors the 5 voltage identification pins. VIDO-4, and scales the reference voltage from 1.100 V to 1.850 V in 25 mV steps.

## BYPASS Reference

The internal logic of the FAN5093 runs on 5 V . To permit the IC to run with I2V only, it produces 5 V internally with a linear regulator. whose output is present on the BYPASS pin This pin should be bypassed with a 100 nF capacitor for noise suppression. The BYPASS pin should not have any external load attached to it.

## Dynamic Voltage Adjustment

The FAN5093 can have its output votage dynamically adjusted to accommodate low power modes. The designer must ensure that the transitions on the VID lines all occur simultaneousty (within less than 500nseci) of avoid fatse codes generating undesired output voltages. The Power Good flag tracks the VID codes, but hav a $50 \%$ psei delay transitioning from high to low: this is long enough to ensure that there will not he any glitches during dynamic volage adjustment.

## Power Good (PWFGD)

The FAN5093 Power Good funcrion is designed in uecordance with the Pentimm IV DC-DC converter specifications and provides a continuous voltage monitor on the VFB pin. The circuit compares the VFB signal to the VREF voltage and outputs an active-low interrupt signal to the CPU should the power supply volage deviate more than - $12 \%$ of its nominal setpoint. The Power Good tlag provides no control fanctions to the FAN504?.

## Output Enable/Soft Start (ENABLE/SS)

The FANS093 will accept an open collector/TTL signal for controfling the output voltage. The low state disables the output voltage. When disabled, the PWRGD output is in the low state.

Even if an enable is nom required in the circuit, this pin should thave attached a capacitor (typicatly $1(\mathrm{~K} \mathrm{mF}$ ) to sofistart the switching. A softstart capacitor may be approximately chosen thy the formula:

$$
t_{D}=\frac{C_{S S}}{10 \mu A} \cdot \frac{\left(1.7+0.9074 \cdot V_{\text {OUT }}\right)}{2.5}
$$

where: 10 is the defay time before the output starts to ramp

$$
t_{R}=\frac{C_{S S}}{10 \mu A} \cdot \frac{V_{\text {OUT }} \cdot 0.9}{V_{I N}}
$$

$t_{R}$ is the ramp time of the output
Css = softstant cap
$V_{(0 \cdot T}=$ nominal output woltage
However, C must be $\check{S} 10 h n F$.

## Programmable Active Droop ${ }^{\text {TM }}$

The FAN5093 fealures Programmable Active Droop ${ }^{\text {rM }}$, as the output current increaves, the output voltage drops proportionately an amount that can be programmed with an external resistor. This feature is offered in order to allow muximum headroom for transient response of the converter. The current is sensed losslessly by measuring the voltage across the low-side MOSFET during its on time. Consult the section on current sensing for details. The droop is adjusted by the droop resistor changing the gain of the current hoop. Note that this method makes the droop dependent on the temperature and initial tolerance of the MOSFET, and the droop must be calculated taking account of these tolerances. Given a maximum output current, the amount of droop can be programmed with a resistor to ground on the droop pin. according to the formula

$$
R_{\text {Droop }}(S 2)=\frac{V_{\text {Droop }} \cdot R_{T}}{I_{\text {max }} \cdot R_{\text {DS on }}}
$$

with $\mathrm{V}_{\text {propp }}$ the desired droop voltage. RT the oscillator resistor. $I_{\text {thax }}$ the output current at which the droop is desired. and RDS, on the on-state resistance of one phase's low-side MOSFET.

Important Note! The oscillator frequency must be selected before selecting the droop resistor. because the value of $\mathrm{R}^{7}$ is used in the calculation of R Dromp.

## Over-Voltage Protection

The FAN 5093 constantly monitors the output voltage for protection against over-voltage conditions. If the voltage at
the VFB pin exceeds 2.2 V , an over-voltage condition is assumed and the FAN5093 latches on the external low-side MOSFET and latches off the high-side MOSFET. The DC-DC converter returns to normal operation only after $V_{C C}$ has been recycled.

## Over Temperature Protection

If the FAN5093 die temperature exceeds approximately $150^{\circ} \mathrm{C}$, the IC shuts itself off. It remains off until the temperature has dropped approximately $25^{\circ} \mathrm{C}$, at which time it resumes normal operation.

## Component Selection

MOSFET Selection
This application requires N-channel Enhancement Mode Field Effect Transistors. Desired characteristics are as follows:

- Low Drain-Source On-Resistance,
- $\mathrm{R}_{\mathrm{DS}, \mathrm{ON}}<10 \mathrm{~m} \Omega$ (lower is better);
- Power package with low Thermal Resistance;
- Drain-Source voltage rating $>15 \mathrm{~V}$;
- Low gate charge, especially for higher frequency operation.

For the low-side MOSFET, the on-resistance ( $\mathrm{RDS}_{\mathrm{DS}}$ on) is the primary parameter for selection. Because of the small duty cycle of the high-side, the on-resistance determines the power dissipation in the low-side MOSFET and therefore significantly affects the efficiency of the DC-DC converter. For high current applications, it may be necessary to use two MOSFETs in parallel for the low-side for each phase.

For the high-side MOSFET, the gate charge is as important as the on-resistance, especially with a 12 V input and with higher switching frequencies. This is because the speed of the transition greatly affects the power dissipation. It may be a good trade-off to select a MOSFET with a somewhat higher $R_{D S . o n}$, if by so doing a much smaller gate charge is available. For high current applications, it may be necessary to use two MOSFETs in parallel for the high-side for each phase.

At the FAN5093's highest operating frequencies, it may be necessary to limit the total gate charge of both the high-side and low-side MOSFETs together, to avert excess power dissipation in the IC.

For details and a spreadsheet on MOSFET selection, refer to Applications Bulletin AB-8.

## Gate Resistors

Use of a gate resistor on every MOSFET is mandatory. The gate resistor prevents high-frequency oscillations caused by the trace inductance ringing with the MOSFET gate
capacitance. The gate resistors should be located physically as close to the MOSFET gate as possible.

The gate resistor also limits the power dissipation inside the IC, which could otherwise be a limiting factor on the switching frequency. It may thus carry significant power, especially at higher frequencies. As an example: The FDB7045L has a maximum gate charge of 70 nC at 5 V , and an input capacitance of 5.4 nF . The total energy used in powering the gate during one cycle is the energy needed to get it up to 5 V , plus the energy to get it up to 12 V :

$$
\begin{aligned}
E & =Q V+\frac{1}{2} C \cdot \Delta V^{2}=70 n C \cdot 5 V+\frac{1}{2} 5.4 n F \cdot(12 V-5 V)^{2} \\
& =482 n J
\end{aligned}
$$

This power is dissipated every cycle, and is divided between the internal resistance of the FAN5093 gate driver and the gate resistor. Thus,

and each gate resistor thus requires a $1 / 4 \mathrm{~W}$ resistor to ensure worst case power dissipation.

## Inductor Selection

Choosing the value of the inductor is a tradeoff between allowable ripple voltage and required transient response. A smatler inductor produces greater ripple while producing better transient response. In any case, the minimum inductance is determined by the allowable ripple. The first order equation (close approximation) for minimum inductance for a two-phase converter is:

$$
L_{\text {min }}=\frac{V_{\text {in }}-2 \cdot V_{\text {out }}}{f} \cdot \frac{V_{\text {out }}}{V_{\text {in }}} \cdot \frac{E S R}{V_{\text {ripple }}}
$$

where:
Vin = Input Power Supply
Vout $=$ Output Voltage
$\mathrm{f}=\mathrm{DC} / \mathrm{DC}$ converter switching frequency
ESR $=$ Equivalent series resistance of all output capacitors in parallel
Vripple $=$ Maximum peak to peak output ripple voltage budget.

## Schottky Diode Selection

The application circuit of Figure 2 shows a Schotky diode, D1 (D2 respectively), one in each phase. They are used as free-wheeling diodes to ensure that the body-diodes in the low-side MOSFETs do not conduct when the upper MOSFET is turning off and the lower MOSFETs are turning on. It is undesirable for this diode to conduct because its high forward voltage drop and long reverse recovery time degrades efficiency, and so the Schottky provides a shunt path for the current. Since this time duration is extremely short, being minimized by the adaptive gate delay, the selection criterion for the diode is that the forward voltage of
the Schottky at the output current should be less than the forward voltage of the MOSFET"s body diode. Power capability is not a criterion for this device, as its dissipation is very small.

## Output Filter Capacitors

The output bulk capacitors of a conventer help determine its output ripple voltage and its transient response. It has already been seen in the section on selecting an inductor that the ESR helps set the minimum inductance. For most converters. the number of capacitors required is determined by the transient response and the output ripple voltage, and these are determined by the ESR and not the capacitance value. That is, in order to achieve the necessary ESR to meet the transient and ripple requirements, the capacitance value required is already very large.

The most commonly used choice for ourput bulk capacitors is aluminum electrolytics, because of their low cost and low ESR. The only type of aluminum capacior used should be those that have an ESR rated at ! 00 kHz . Consult Application Bulletin AB-14 for detailed information on output capacitor selection.

For higher frequency applications, particularly those ruming the FAN5093 oscillator at >1MHz, Oscon or ceramic capacitors may be considered. They have much smaller ESR than comparable electrolytics, but also much smaller capacitance.

The output capacitance should also include a number of small value ceramic capacitors placed as close as possible to the processor: $0.1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ are recommended values.

## Input Filter

The DC-DC converter design may include an input inductor between the system main supply and the converter input as shown in Figure 2. This inductor serves to isolate the main supply from the noise in the switching portion of the DC - DC converter, and to limit the inrush current into the input capacitors during power up. A value of $1.3 \mu \mathrm{H}$ is recommended.

It is necessary to have some low ESR capacitors at the input to the converter. These capaciturs deliver current when the high side MOSFET switches on. Because of the interleaving. the number of such capaciars required is greatly reduced from that required for a single-phase buck converter. Figure 2 shows $3 \times 1500 \mu \mathrm{~F}$. but the exact number required will vary with the output voltage and current. according to the formula

$$
I_{\mathrm{rms}}=\frac{I_{\text {out }}}{2} \sqrt{2 D C-4 D C^{2}}
$$

for the two phase FAN5093, where DC is the duty cycle. $\mathrm{DC}=$ Vout $/ \mathrm{Vin}$. Capacitor ripple current rating is a function of temperature, and so the manufacturer should be contacted to find out the ripple current rating at the expected operational temperature. For details on the design of an input filter, refer to Applications Bulletin AB-16.


Figure 4. Input Filter

## Design Consideratlons and Component

 SelectionAdditional information on design and component selection may be found in Fairchild's Application Note 59.

## PCB Layout Guidelines

- Placement of the MOSFETs relative to the FAN5093 is criticul. Place the MOSFETs such that the trace length of the HIDRV and LODRV pins of the FAN5093 to the FET gates is minimized. A long lead length on these pins will cause high amounts of ringing due to the inductance of the trace and the gate capacitance of the FET. This noise radiates throughout the board, and, because it is swiching at such a high voltage and frequency, it is very difficult to suppress.
- In general. all of the noisy switching fines should be kept away from the quiet analog section of the FAN5093. That is, traces that conneet to pins 8 -17 (LODRV, HIDRV. PGND and BOOT) stould be kept far away from the traces that connect to pins 1 through 7 , and pins 18-24.
- Place the $0.1 \mu \mathrm{~F}$ decoupling capacitors as close to the FAN5093 pins as possible. Exira lead length on these reduces their ability to suppress noise.
- Each power and ground pin should have its own via to the appropriate plane. This helps provide isolation between pins.
- Place the MOSFETs, inductor, and Schotky of a given phase as close together as possible for the same reasons as in the first bullet above. Place the input bulk capacitors as close to the drains of the high side MOSFETs as possible. In addition, placement of a $0.1 \mu \mathrm{~F}$ decoupling cap right on the drain of each high side MOSFET helps to suppress some of the high frequency switching noise on the input of the DC-DC converter.
- Place the output bulk capacitors as close to the CPU as possible to optimize their ability to supply instantancous current to the load in the event of a current transient. Additional space between the output capacitors and the CPU will allow the parasitic resistunce of the board traces to degrade the DC.-DC converter's performance under severe load transient conditions. causing higher voltage deviation. For more detailed information regarding capacitor placement, refer to Application Bulletin AB-5.
- A PC Board Layour Checklist is available from Fairchild Applications, Ask for Application Bulletin AB-I!.


## PC Motherboard Sample Layout and Gerber File

A reference design for motherboard implementation of the FAN 5093 along with the PCAD layout Gerber file and silk screen can be obtained through your local Fairchild representative

## FAN5093 Evaluation Board

Fairchild provides an evaluation board to verity the system level performance of the FAN5093. It serves as a guide to performance expectations when using the supplied external components and PCB layout. Please contact your local Fairchild representative for an evaluation board

## Additional Information

For additional information contact your local Fairchild representative

## Mechanical Dimensions - 24 Lead TSSOP

| Symbol | Inches |  | Millimeters |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | - | . 047 | - | 1.20 |  |
| A1 | 002 | . 006 | 0.05 | 0.15 |  |
| B | . 007 | . 012 | 0.19 | 0.30 |  |
| C | . 004 | . 008 | 0.09 | 0.20 |  |
| D | 303 | . 316 | 7.70 | 7.90 | 2 |
| E | . 169 | . 177 | 4.30 | 4.50 | 2 |
| e | . 026 BSC |  | 0.65 BSC |  |  |
| H | . 252 BSC |  | 6.40 BSC |  |  |
| 1 | . 018 | . 030 | 0.45 | 0.75 | 3 |
| N | 24 |  | 24 |  | 5 |
| $\underline{1}$ | 0 | 8 | 0 | 8 |  |
| ccc | - | . 004 | - | 0.10 |  |

## Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .006 inch ( 0.15 mm ).
3. "L" is the length of terminal for soldering to a substrate.
4. Terminal numbers are shown for reference only.
5. Symbol " $N$ " is the maximum number of terminals.


## Ordering Information

| Product Number | Description | Package |
| :--- | :---: | :---: |
| FAN5093MTC | VRM 9. DC-DC Controller | 24 pin TSSOP |
| FAN5093MTCX | VRM 9× DC-DC Controller | 24 pin TSSOP in Tape and Reel |

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body. or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with
instructions for use provided in the labeling, can be
reasonably expected to result in a significant injury of the user.

WWw fairchildsemı.com
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## Appendix B

## Fairchild Specifications for

 FAN4803
## FAIRCHILD

## SEMICONDLCTOR 1 m

## FAN4803

## 8-Pin PFC and PWM Controller Combo

## Features

- Internally synchronized PFC and PWM in one 8 - pin IC
- Patented one-pin volage error amplitier with advanced inpul current shaping technique
- Peak or average current. continuous boost. leading edge PFC (Input Current Shaping Technology)
- High efficiency trailing-edge cument mode PWM
- Low supply currents: stirt-up: $150 \mu \mathrm{~A}$ typ., operating: $2 m$ Atyp.
- Symehronized leading and trailinge edge modulation
- Reduces ripple current in the storage capacitor between the PFC and PWM sections
- Overvolage, UVLO. and brownout protection
- PFC VC:OVP with PFC Sofi Star!


## General Description

The FAN4803 is a space-saving controller for power factor corrected, switched mode power supplies that otfers very low start-up and operating currents.

Pomer factor Correction (PFC) offers the use of smaller, lower cost bulk capacitors, reduces power line kading and stress on the switching FETs, and results in a power supply fully compliant to IEC $1000-3.2$ specitications. The FAN4803 includes circuits for the implementation of a leading edge. averuge current "hosst" type PFC and a trailing edge. PWM.

The FAN4803-1 SPFC and PWM operate at the same frequency, 67 hH , The PFC frequency of the FAN4803-2 is automatically set at halt that of the $13+\mathrm{kH}$. PWM. This higher frequency allows the user to design with smaller PWM components while maintaining the optimum operating freyuency for the PFC. An overvolage comparator shuts down the PFC section in the event of a sudden decrease in foat. The PFC section also inclades peat current limiting tor enhanced syatem reliability.

## Block Diagram



## FAN4803

PRODUCT SPECIFICATION

## Pin Configuration

> FAN4803
> 8-Pin PDIP (P08)
> 8 -Pin SOIC (S08)

Pin Description

| Pin | Name | Function |
| :---: | :---: | :--- |
| 1 | PFC OUT | PFC driver output |
| 2 | GND | Ground |
| 3 | ISENSE | Current sense input to the PFC current limit comparator |
| 4 | VEAO | PFC one-pin error amplifier input |
| 5 | VDC | PWM voltage feedback input |
| 6 | ILIMIT | PWM current limit comparator input |
| 7 | VCC | Positive supply (may require an external shunt regulator) |
| 8 | PWM OUT | PWM driver output |

## Absolute Maximum Ratings

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| ICC Current (average) |  | 40 | mA |
| VCC MAX |  | 18.3 | V |
| ISENSE Voltage | -5 | 1 | V |
| Voltage on Any Other Pin | $\mathrm{GND}-0.3$ | $\mathrm{VCC}+0.3$ | V |
| Peak PFC OUT Current, Source or Sink |  | 1 | A |
| Peak PWM OUT Current, Source or Sink |  | 1 | A |
| PFC OUT, PWM OUT Energy Per Cycle |  | 1.5 | $\mu \mathrm{~J}$ |
| Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec) |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance ( $\because \mathrm{CA}$ ) |  | 110 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic DIP |  | 160 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Operating Conditions

| Temperature Range |  |
| :--- | :--- |
| FAN4803CS-X | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| FAN4803CP-X | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## Electrical Characteristics

Unless otherwise specified, VCC $=15 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=$ Operating Temperature Range (Note 1)

| Symbol | Parameter | Conditions | Min | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| One-pin Error Amplifier |  |  |  |  |  |  |
|  | VEAO Output Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{VEAO}=6 \mathrm{~V}$ | 34.0 | 36.5 | 39.0 | $\mu \mathrm{A}$ |
|  | Line Regulation | $10 \mathrm{~V}<\mathrm{VCC}<15 \mathrm{~V}, \mathrm{VEAO}=6 \mathrm{~V}$ |  | 0.1 | 0.3 | $\mu \mathrm{A}$ |
| Vcc OVP Comparator |  |  |  |  |  |  |
|  | Threshold Voltage |  | 15.5 | 16.3 | 16.8 | V |
| PFC Llimit Comparator |  |  |  |  |  |  |
|  | Threshold Voltage |  | -0.9 | -1 | -1.15 | V |
|  | Delay to Output |  |  | 150 | 300 | ns |
| DC llimit Comparator |  |  |  |  |  |  |
|  | Threshold Voltage |  | 1.4 | 1.5 | 1.6 | V |
|  | Delay to Output |  |  | 150 | 300 | ns |
| Oscillator |  |  |  |  |  |  |
|  | Initial Accuracy | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 60 | 67 | 74 | kHz |
|  | Voltage Stability | $10 \mathrm{~V}<\mathrm{VCC}<15 \mathrm{~V}$ |  | 1 |  | \% |
|  | Temperature Stability |  |  | 2 |  | \% |
|  | Total Variation | Over Line and Temp | 60 | 67 | 74.5 | kHz |
|  | Dead Time | PFC Only | 0.3 | 0.45 | 0.65 | $\mu \mathrm{s}$ |
| PFC |  |  |  |  |  |  |
|  | Minimum Duty Cycle | VEAO $>7.0 \mathrm{~V}$, ISENSE $=-0.2 \mathrm{~V}$ |  |  | 0 | \% |
|  | Maximum Duty Cycle | VEAO $<4.0 \mathrm{~V}$, $\mathrm{ISENSE}=0 \mathrm{~V}$ | 90 | 95 |  | \% |
|  | Output Low Impedance |  |  | 8 | 15 | 3/4 |
|  | Output Low Voltage | $1 \mathrm{OUT}=-100 \mathrm{~mA}$ |  | 0.8 | 1.5 | V |
|  |  | $10 U T=-10 \mathrm{~mA}, \mathrm{VCC}=8 \mathrm{~V}$ |  | 0.7 | 1.5 | V |
|  | Output High Impedance |  |  | 8 | 15 | $3 / 4$ |
|  | Output High Voltage | $\mathrm{IOUT}=100 \mathrm{~mA}, \mathrm{VCC}=15 \mathrm{~V}$ | 13.5 | 14.2 |  | V |
|  | Rise/Fall Time | $\mathrm{CL}=1000 \mathrm{pF}$ |  | 50 |  | ns |
| PWM |  |  |  |  |  |  |
|  | Duty Cycle Range | FAN4803-2 | 0-41 | 0-47 | 0-50 | \% |
|  |  | FAN4803-1 | 0-49.5 |  | 0-50 | \% |
|  | Output Low Impedance |  |  | 8 | 15 | 3/4 |
|  | Output Low Voltage | IOUT $=-100 \mathrm{~mA}$ |  | 0.8 | 1.5 | V |
|  |  | $10 U T=-10 \mathrm{~mA}, \mathrm{VcC}=8 \mathrm{~V}$ |  | 0.7 | 1.5 | V |
|  | Output High Impedance |  |  | 8 | 15 | 3/4 |
|  | Output High Voltage | $1 \mathrm{OUT}=100 \mathrm{~mA}, \mathrm{VCC}=15 \mathrm{~V}$ | 13.5 | 14.2 |  | V |
|  | Rise/Fall Time | $\mathrm{CL}_{\mathrm{L}}=1000 \mathrm{pF}$ |  | 50 |  | ns |
| Supply |  |  |  |  |  |  |
|  | Vcc Clamp Voltage (VCCZ) | $1 C C=10 \mathrm{~mA}$ | 16.7 | 17.5 | 18.3 | V |
|  | Start-up Current | $\mathrm{VCC}=11 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=0$ |  | 0.2 | 0.4 | mA |
|  | Operating Current | $V C C=15 \mathrm{~V}, \mathrm{CL}_{2}=0$ |  | 2.5 | 4 | mA |
|  | Undervoltage Lockout Threshold |  | 11.5 | 12 | 12.5 | V |
|  | Undervoltage Lockout Hysteresis |  | 2.4 | 2.9 | 3.4 | V |

Note:

1. Limits are guaranteed by $100 \%$ testing, sampling, or correlation with worst case test conditions.

## Functional Description

The FAN4803 consists of an average current mode boost Power Factor Corrector (PFC) front end followed by a synchronized Pulse Width Modulation (PWM) controller. It is distinguished from earlier combo controllers by its low pin count, innovative input current shaping technique, and very low start-up and operating currents. The PWM section is dedicated to peak current mode operation. It uses conventional trailing-edge modulation, while the PFC uses leadingedge modulation. This patented Leading Edge/Trailing Edge (LETE) modulation technique helps to minimize ripple current in the PFC DC buss capacitor.

The FAN4803 is offered in two versions. The FAN4803-1 operates both PFC and PWM sections at 67 kHz , while the FAN4803-2 operates the PWM section at twice the frequency ( 134 kHz ) of the PFC. This allows the use of smaller PWM magnetics and output filter components, while minimizing switching losses in the PFC stage.

In addition to power factor correction, several protection features have been built into the FAN4803. These include soft start, redundant PFC over-voltage protection, peak current limiting, duty cycle limit, and under voltage lockout (UVLO). See Figure 12 for a typical application.

## Detailed Pin Descriptions

## Veao

This pin provides the feedback path which forces the PFC output to regulate at the programmed value. It connects to programming resistors tied to the PFC output voltage and is shunted by the feedback compensation network.

## ISENSE

This pin ties to a resistor or current sense transformer which senses the PFC input current. This signal should be negative with respect to the IC ground. It internally feeds the pulse-by-pulse current limit comparator and the current sense feedback signal. The Ilimit trip level is -IV. The Isense feedback is internally multiplied by a gain of four and compared against the internal programmed ramp to set the PFC duty cycle. The intersection of the boost inductor current downslope with the internal programming ramp determines the boost off-time.

## VDC

This pin is typically tied to the feedback opto-collector. It is tied to the internal 5 V reference through a $26 \mathrm{k} 3 / 4$ resistor and to GND through a $40 \mathrm{k}^{3 / 4}$ resistor.

## ILIMIT

This pin is tied to the primary side PWM current sense resistor or transformer. It provides the internal pulse-by-pulse current limit for the PWM stage (which occurs at 1.5 V ) and the peak current mode feedback path for the current mode
control of the PWM stage. The current ramp is offset internally by 1.2 V and then compared against the opto feedback voltage to set the PWM duty cycle.

## PFC OUT and PWM OUT

PFC OUT and PWM OUT are the high-current power drivers capable of directly driving the gate of a power MOSFET with peak currents up to $\pm 1 \mathrm{~A}$. Both outputs are actively held low when VCC is below the UVLO threshold level.

## Vcc

$V_{C C}$ is the power input connection to the IC . The VCC startup current is $150 \mu \mathrm{~A}$. The no-load ICC current is 2 mA . VCC quiescent current will include both the IC biasing currents and the PFC and PWM output currents. Given the operating frequency and the MOSFET gate charge ( Qg ), average PFC and PWM output currents can be calculated as IOUT = Qg x $F$. The average magnetizing current required for any gate drive transformers must also be included. The Vcc pin is also assumed to be proportional to the PFC output voltage. Internally it is tied to the Vccove comparator ( 16.2 V ) providing redundant high-speed over-voltage protection (OVP) of the PFC stage. VCC also ties internally to the UVLO circuitry, enabling the 1 C at 12 V and disabling it at 9.1V. VCC must be bypassed with a high quality ceramic bypass capacitor placed as close as possible to the IC. Good bypassing is critical to the proper operation of the FAN4803.

VCC is typically produced by an additional winding off the boost inductor or PFC Choke, providing a voltage that is proportional to the PFC output voltage. Since the VCCOVP max voltage is 16.2 V , an internal shunt limits VCC overvoltage to an acceptable value. An external clamp, such as shown in Figure 1, is desirable but not necessary.


Figure 1. Optional Vcc Clamp
$\mathrm{V}_{\mathrm{CC}}$ is internally clamped to 16.7 V minimum, 18.3 V maximum. This limits the maximum VCC that can be applied to the IC white allowing a VCC which is high enough to trip the VCCOVP. The max current through this zener is 10 mA . External series resistance is required in order to limit the current through this Zener in the case where the VCC voltage exceeds the zener clamp level.

## GND

GND is the return point for all circuits associated with this part. Note: a high-quality, low impedance ground is critical to the proper operation of the IC. High frequency grounding techniques should be used.

## Power Factor Correction

Power factor correction makes a nonlinear load look like a resistive load to the AC line. For a resistor, the current drawn from the line is in phase with, and proportional to, the line voltage. This is defined as a unity power factor is (one). A common class of nonlinear load is the input of a most power supplies, which use a bridge rectifier and capacitive input filter fed from the line. Peak-charging effect, which occurs on the input filter capacitor in such a supply, causes brief highamplitude pulses of current to flow from the power line, rather than a sinusoidal current in phase with the line voltage. Such a supply presents a power factor to the line of less than one (another way to state this is that it causes significant current harmonics to appear at its input). If the input current drawn by such a supply (or any other nonlinear load) can be made to follow the input voltage in instantaneous amplitude, it will appear resistive to the $A C$ line and a unity power factor will be achieved

To hold the input current draw of a device drawing power from the $A C$ line in phase with, and proportional to, the input voltage, a way must be found to prevent that device from loading the line except in proportion to the instantaneous line voltage. The PFC section of the FAN4803 uses a boostmode $\mathrm{DC}-\mathrm{DC}$ converter to accomplish this. The input to the
converter is the full wave rectified AC line voltage. No filtering is applied following the bridge rectifier, so the input voltage to the boost converter ranges, at twice line frequency, from zero volts to the peak value of the AC input and back to zero. By forcing the boost converter to meet two simultaneous conditions, it is possible to ensure that the current that the converter draws from the power line matches the instantaneous line voltage. One of these conditions is that the output voltage of the boost converter must be set higher than the peak value of the line voltage. A commonly used value is 385 VDC , to allow for a high line of 270 VACRMS . The other condition is that the current that the converter is allowed to draw from the line at any given instant must be proportional to the line voltage.

Since the boost converter topology in the FAN4803 PFC is of the current-averaging type, no slope compensation is required.

## Leading/Trailing Modulation

Conventional Pulse Width Modulation (PWM) techniques employ trailing edge modulation in which the switch will turn ON right after the trailing edge of the system clock. The error amplifier output voltage is then compared with the modulating ramp. When the modulating ramp reaches the level of the error amplifier output voltage, the switch will be turned OFF. When the switch is ON , the inductor current will ramp up. The effective duty cycle of the trailing edge modulation is determined during the ON time of the switch. Figure 2 shows a typical trailing edge control scheme.


Figure 2. Typical Trailing Edge Control Scheme.

In the case of leading edge modulation, the switch is turned OFF right at the leading edge of the system clock. When the modulating ramp reaches the level of the error amplifier output voltage, the switch will be turned ON . The effective duty-cycle of the leading edge modulation is determined during the OFF time of the switch. Figure 3 shows a leading edge control scheme.

One of the advantages of this control technique is that it requires only one system clock. Switch (SW1) turns OFF and Switch 2 (SW2) turns ON at the same instant to minimize the momentary "no-load" period, thus lowering ripple voltage generated by the switching action. With such synchronized switching, the ripple voltage of the first stage is reduced. Calculation and evaluation have shown that the 120 Hz component of the PFC's output ripple voltage can be reduced by as much as $30 \%$ using this method, substantially reducing dissipation in the high-voltage PFC capacitor.

## Typical Applications

## One Pin Error Amp

The FAN4803 utilizes a one pin voltage error amplifier in the PFC section (VEAO). The error amplifier is in reality a current sink which forces $35 \mu \mathrm{~A}$ through the output programming resistor. The nominal voltage at the VEAO pin is 5 V . The VEAO voltage range is 4 to 6 V . For a $11.3 \mathrm{M} 3 / 4$ resistor chain to the boost output voltage and 5 V steady state at the VEAO, the boost output voltage would be 400 V .

## Programming Resistor Value

Equation 1 calculates the required programming resistor value.

$$
\begin{equation*}
\mathrm{Rp}=\frac{\mathrm{V}_{\mathrm{BOOST}}-\mathrm{V}_{\mathrm{EAO}}}{\mathrm{I}_{\mathrm{PGM}}}=\frac{400 \mathrm{~V}-5.0 \mathrm{~V}}{35 \mu \mathrm{~A}}=11.3 \mathrm{M} \Omega \tag{1}
\end{equation*}
$$

## PFC Voltage Loop Compensation

The voltage-loop bandwidth must be set to less than 120 Hz to limit the amount of line current harmonic distortion. A typical crossover frequency is 30 Hz . Equation 1, for simplicity, assumes that the pole capacitor dominates the error amplifier gain at the loop unity-gain frequency. Equation 2 places a pole at the crossover frequency, providing 45 degrees of phase margin. Equation 3 places a zero one decade prior to the pole. Bode plots showing the overall gain and phase are shown in Figures 5 and 6. Figure 4 displays a simplified model of the voltage loop.

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{COMP}}=\frac{\mathrm{Pin}}{\mathrm{R}_{\mathrm{p}} \times \mathrm{V}_{\mathrm{BOOST}} \times \Delta \mathrm{VEAO} \times \mathrm{C}_{\mathrm{OUT}} \times(2 \times \pi \times f)^{2}} \\
& \mathrm{C}_{\mathrm{COMP}}=\frac{300 \mathrm{~W}}{11.3 \mathrm{M} \Omega \times 400 \mathrm{~V} \times 0.5 \mathrm{~V} \times 220 \mu \mathrm{~F} \times(2 \times \pi \times 30 \mathrm{~Hz})^{2}} \\
& \mathrm{C}_{\mathrm{COMP}}=16 \mathrm{nF}
\end{aligned}
$$



Figure 3. Typical Leading Edge Control Scheme.

## Internal Voltage Ramp

The internal ramp current source is programmed by way of
(3)
$\mathrm{R}_{\text {COMP }}=\frac{1}{2 \times \pi \times f \times \mathrm{C}_{\text {COMP }}}$
$R_{\text {COMP }}=\frac{1}{628 \times 30 \mathrm{~Hz} \times 16 \mathrm{nF}}=330 \mathrm{k} \Omega$
$C_{\text {ZERO }}=\frac{1}{2 \times \pi \times \frac{f}{10} \times R_{\text {COMP }}}$
$C_{\text {ZERO }}=\frac{1}{6.28 \times 3 \mathrm{~Hz} \times 330 \mathrm{kS}}=0.16 \mu \mathrm{~F}$
In DCM, the input current wave shaping technique used by the FAN4803 could cause the input current to run away. In order for this technique to be able to operate properly under DCM, the programming ramp must meet the boost inductor current down-slope at zero amps. Assuming the programming ramp is zero under light load, the OFF-time will be terminated once the inductor current reaches zero.

Figure 6. Voltage Loop Phase the VEAO pin voltage. Figure 7 displays the internal ramp current vs. the VEAO voltage. This current source is used to develop the internal ramp by charging the internal $30 \mathrm{pF}+12 /$ $-10 \%$ capacitor. See Figures 10 and 11 . The frequency of the internal programming ramp is set internally to 67 kHz .

## PFC Current Sense Filtering



Figure 5. Voltage Loop Gain


Figure 7. Internal Ramp Current vs. VEAO

Subseyuenty the PFC gate drive is initiated, eliminating the necessary dead time needed for the DCM mode. This forces the compur to run awity until the VCC OVP shat down the PFC. This vituation is corrected hy adding an offee voltage (0) the current sense signal. which forces the duty cycle to seroat light loads. This offere prevents, the PFC from operat ing in the DCM and torces pulse-shipping from CCM to noduty, avoiding DMC nperation. External fittering to the current sense signal helpe to smooth out the sense signal. expanding the aperating range slightly into the DCM range. hut this should be done carefully. as this filtering also reduces the bandwidth of the signal feeding the palse-hy pulse current limit signald. Figure 9 displays a typical circuit for adding offeet to lisense at light loads.

## PFC Start-Up and Soft Start

During seady state operation VEAO dram $\leqslant 35 \mu \mathrm{~A}$. At start-up the internal currens mitror which sinks this current is defetled until VCC reaches I2V. This forces the PFC error voltage to VCC' at the time that the IC' is enabled. With leading edge modulation VCC on the VEAO pin forces rero duty on the PFC oupput. When selecting external compensation components and $V$ (C supply circuits VEAO must not be prevented from reaching 6 V prior to $\mathrm{VCC}_{\mathrm{C}}$ reaching 12 V in the tarn-on sequence. This will guarantet that the PFC sage will enter soft-start. Once VCC reaches I 2V the $35 \mu A$ VEAO current sink is eqabled. VEAO compensation compenents are then discharged hy way of the $3.5 \mu \mathrm{~A}$ current sink until the steidy state operating posint is reached. See Figure $X$.

## PFC Soft Recovery Following Vcc OVP

The FAN $4 \times 03$ assumes that $V C C$ in generated from a source that is proportional to the PFC output woltage Once that source reaches 10.2 V the internal current sink tied to the VEAO pin is disabled just as sa the woff start turn-on
vequence. Once disabled the VEAO pin charges HKiH hy Way of the external components until the PFC duty cycle goev to fero. diabling the PFC. The VCC OVP reseth once the VCC discharges below 16.2 V . enabling the VEAO current sink and discharging the VEAO compensation components until the steady state operating point is reached. It should be noted that. as shown in Figure 8 , omee the VEAO pin exteeds 6.5 V . the internal ramp is defeated, Becatuse of this an external Zener can be instailed to reduce the maximum soltige to which the VEAO pin may rise in a shutdown condition. Clamping the VEAO pin externatly w 7.4 V will reduce the time required for the VEAO pin to recover to its. tendy vate value

## UVLO

Once Vire reikenes IIV both the PFC and PWM are enabled The LIV1.O threshold is 9.1 V providing ? 9 V of hysteresis.

## Generating VCC

An inernal samp limits servoltage to VCC. This clamp circuit ensures that the VCCOVP circuitry of the FAN+803 will lunction property over tolerance and temperature whike proesting the part from volbuge transients, This circuit allows the FAN 4803 to deliver 15 V numinal gate drive at PWM OLTT and PFC OLT. suticient to drive low-const IGBT.

It is importand to limit the current through the Zener to avoid werheating or destroying it. This can be done with a single resistor in series with the VCC pin. returned 10 a bias supply of typically 14 V to 18 V . The resistor talue must be chosen to the the operating cument requitement of the FA $\mathrm{N}+803$ itself (4.0mA max) plua the current required by the two gate driver outpuls.


Figure 9. ISENSE Ottset for Light Load Conditions

## Vcc OVP

VCC is ansumed to be a voltage proportional to the PFC outpur voltage typically a bootstrap winding off the boost inductor. The VCC OVP comparator senses when this voltage exceed 16 V . and lerminates the PFC output drive while disabling the VEAO curremt sink. Once the VEAO current sink is disabled. the VEAO yoldage will charge unabated. except for a diode clamp to VCC. reducing the PFC pulse width Once the VCC rail has decreased to below 16.2 V the VEAO sink will be enabled. discharging external VEAO compensation components until the steady state voltage is reached. Given that 15 V on Vec corresponds to 40 V on the PFC output. 16 V on V CC corresponds to an OVP level of 426 V .

## Component Reduction

Components ansociated with the VrMS and IRMS pins of a wpical PFC controller such as the ML 4824 have been elimi nated. The PFC power limit and bundwidth does vary with line soltage. Double the power can be delivered from a 220 V AC line versuc a 110 V AC line. Since this is a combination PFC/PWM. the power to the loind is limited by the PWM stage.


Figure 10. Typical Peak Current Mode Waveforms


Figure 11. FAN4803 PFC Control

## FAN4803



Figure 12. Typical Application Circuit. Universal Input 240 W 12V DC Output

## PRODUCT SPECIFICATION

## Mechanical Dimensions



## FAN4B03

PRODUCT SPECIFICATION

## Ordering Information

| Part Number | PFC/PWM Frequency | Temperature Range | Package |
| :--- | :---: | :---: | :---: |
| FAN4803CS-1 | $67 \mathrm{kHz} / 67 \mathrm{kHz}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8 -Pin SOIC (S08) |
| FAN4803CS-2 | $67 \mathrm{kHz} / 134 \mathrm{kHz}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8 -Pin SOIC (S08) |
| FAN4803CP-1 | $67 \mathrm{kHz} / 67 \mathrm{kHz}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8 -Pin PDIP (P08) |
| FAN4803CP-2 | $67 \mathrm{kHz} / 134 \mathrm{kHz}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8 -Pin PDIP (P08) |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO
ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUMME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY
FAIRCHILO'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the tabeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# This Page Intentionally Left Blank 

## Appendix C

## Fairchild Specifications for FSD210 and FSD200

## FAIRCHILD

SEMICONDLCTOR.
www.fairchildsemi.com

## FSD210, FSD200

## Green Mode Fairchild Power Switch (FPS ${ }^{\text {TM }}$ )

## Features

- Single Chip 700V Sense FET Power Suiteh
- Precision Fixed Operating Frequency (134kH//
- Advanced Burst-Mode operation Consumes under O.IW at 26.5 Vac and no load ( FSD 210 only)
- Intemal Suart-up Switch and Sofe Stan
- Under Voltage Lock Out (UVLO) with Hysteresis
- Pulse by Pulse Current Limit
- Over Loda Protection (OLP
- Intenal Thermal Shurdown Function (TSD)
- Auto-Restart Mode
- Frequency Modulation for E.M
- FSD200 does not require an auxiliary bias uinding


## Applications

- (harger \& Adaptor for Mobile Phonc. PDA \& MP3 - Auxibiary Power for White Goods. PC. C-TV\& Montor


## Description

The FSD200 and FSD2 111 are integrated Pulse Width Modulators (PWM) and Sense FETs spectally designed for high performance off-line Switch Mode Power Supplies (SMPS with minimal external components. Both devices are monolithe high voltage power swatching regulators which comhine an [.DMOS Sense FET with a volage mode PWN controi block. The integrated PWM controller teatures include: a tixed mscillator with frequency modulation for reduced EMM. Linder fioltage Lock Out ( C VLOt protection. L.eading F.dge Blanking (LEB), optmmed gate turn-on turn off driver. thermal shot down protection (TSD), temperature compensated precision current sources for loup compensa. tion and fault protection circuitry. When compared to a discrete MOSFET and eontroller or RCC switching converter solution, the FSD20 and FSD210 reduce toral component count, design size, weight and at the same time incredse effi ciency, productity and system reliability. The FSDIOM elimmates the need for an auxilary bos winding at a smatl cost of increased supply power. Both devices are a basic plat torm well suited for cost effective designs of flyback convert ers.

| OUTPUT POWER TABLE $^{2}$ | $230 \mathrm{VAC} \pm 15 \%^{(3)}$ |  | $85-265 \mathrm{VAC}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Adapter $^{(1)}$ | Open <br> Frame $^{(2)}$ | Adapter $^{(1)}$ | Open <br> Frame $^{(2)}$ |
|  | FSD210 | 5 W | 7 W | 4 W |
|  | 5 W | 7 W | 4 W | 5 W |
|  | 5 W | 7 W | 4 W | 5 W |
| FSD200M | 5 W | 7 W | 4 W | 5 W |

Table 1. Notes: 1. Typical continuous power in a non-ventilated enclosed adapter measured at 50 C ambient. 2.
Maximum practical continuous power in an open frame design at 50 C ambient. 3 . 230 VAC or $100 / 115 \mathrm{VAC}$ with doubler.

Typical Circuit


## FSD210, FSD200

## Internal Block Diagram



Figure 3. Functional Block Diagram of FSD210


Figure 4. Functional Block Diagram of FSD200 showing internal high voltage regulator

Pin Definitions

| Pin Number | Pin Name | Pin Function Description |
| :---: | :---: | :---: |
| 1, 2, 3 | GND | Sense FET source terminal on primary side and internal control ground. |
| 4 | Vfb | The feedback voltage pin is the inverting input to the PWM comparator with nominal input levels between 0.5 V and 2.5 V . It has a 0.25 mA current source connected internally while a capacitor and opto coupler are typically connected externally. A feedback voltage of 4 V triggers overload protection (OLP). There is a time delay while charging between 3 V and 4 V using an internal 5uA current source, which prevents false triggering under transient conditions but still allows the protection mechanism to operate under true overload conditions. |
| 5 | Vcc | FSD210 <br> Positive supply voltage input. Although connected to an auxiliary transformer winding. current is supplied from pin 8 (Vstr) via an internal switch during startup (see Internal Block Diagram section). It is not until Vcc reaches the UVLO upper threshold ( 8.7 V ) that the internal start-up switch opens and device power is supplied via the auxiliary transformer winding. <br> FSD200 <br> This pin is connected to a storage capacitor. A high voltage regulator connected between pin 8 (Vstr) and this pin, provides the supply voltage to the FSD200 at startup and when switching during normal operation. The FSD200 eliminates the need for auxiliary bias winding and associated external components. |
| 7 | Drain | The Drain pin is designed to connect directly to the primary lead of the transformer and is capable of switching a maximum of 700 V . Minimizing the length of the trace connecting this pin to the transformer will decrease leakage inductance. |
| 8 | Vstr | The startup pin connects directly to the rectified AC line voltage source for both the FSD200 and FSD210. For the FSD210, at start up the internal switch supplies internal bias and charges an external storage capacitor placed between the VCC pin and ground. Once this reaches 8.7 V , the internal current source is disabled. For the FSD200, an internal high voltage regulator provides a constant supply voltage. |

Pin Configuration


Figure 5. Pin Configuration (Top View)

## FSD210, FSD200

## Absolute Maximum Ratings

( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Supply Voltage (FSD200) | VCC,MAX | 10 | V |
| Maximum Supply Voltage (FSD210) | VCC,MAX | 20 | V |
| Input Voltage Range | VFB | -0.3 to VSTOP | V |
| Operating Junction Temperature | TJ | +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature | TA | -25 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Impedance

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| 7DIP |  |  |  |
| Junction-to-Ambient Thermal | $\theta \mathrm{JA}{ }^{(1)}$ | $74.07{ }^{(3)}$ | ${ }^{\circ} \mathrm{CH}$ |
|  | $\theta \mathrm{JA}{ }^{(1)}$ | $60.44^{(4)}$ | ${ }^{\circ} \mathrm{CNW}$ |
| Junction-to-Case Thermal | $\theta J c^{(2)}$ | 22.00 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 7LSOP |  |  |  |
| Junction-to-Ambient Thermal | $\theta_{\mathrm{JA}}{ }^{(1)}$ | - | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |
|  | $\theta J A^{(1)}$ | - | ${ }^{\circ} \mathrm{CH}$ |
| Junction-to-Case Thermal | $\theta J C^{(2)}$ | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Note:

1. Free standing without heat sink
2. Measured on the GND pin ciose to plastic interface
3. Soldered to $100 \mathrm{~mm}^{2}$ copper clad.
4. Soldered to $300 \mathrm{~mm}^{2}$ copper clad.

## Electrical Characteristics

( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sense FET SECTION |  |  |  |  |  |  |
| Drain-Source Breakdown Voltage | BVOSS | $V_{C C}=0 \mathrm{~V} \cdot \mathrm{ID}=100 \mu \mathrm{~A}$ | 700 | - | - | V |
| Startup Voltage (Vstr) Breakdown | BVSTR |  | 700 | - | - | V |
| Off-State Current | IOSS | VOS $=560 \mathrm{~V}$ | - | - | 100 | $\mu \mathrm{A}$ |
| On-State Resistance | $\mathrm{RDS}(\mathrm{ON})$ | $\mathrm{Tj}=25 \cdot \mathrm{C}, \mathrm{ID}=25 \mathrm{~mA}$ | - | 28 | 32 | $\triangle 2$ |
|  |  | $T \mathrm{C}=100 \mathrm{C}, \mathrm{lD}=25 \mathrm{~mA}$ | - | 42 | 48 | $\Omega$ |
| Rise Time | TR | $\mathrm{VOS}_{\text {O }}=325 \mathrm{~V} .1 \mathrm{D}=50 \mathrm{~mA}$ | - | 100 | - | ns |
| Fall Time | TF | $\mathrm{VOS}=325 \mathrm{~V}, \mathrm{ID}=25 \mathrm{~mA}$ | - | 50 | - | ns |
| CONTROL SECTION |  |  |  |  |  |  |
| Output Frequency | Fosc | $\mathrm{Tj}_{\mathrm{j}}=25 \mathrm{C}$ | 126 | 134 | 142 | kHz |
| Output Frequency Modulation | FMOD | $\mathrm{T},=25 \mathrm{C}$ | - | $\pm 4$ | - | kHz |
| Feedback Source Current | IFB | $\mathrm{V} \mathrm{fb}=0 \mathrm{~V}$ | 0.22 | 0.25 | 0.28 | mA |
| Maximum Duty Cycle | Dmax | $V f \mathrm{~b}=3.5 \mathrm{~V}$ | 60 | 65 | 70 | \% |
| Minimum Duty Cycle | Dmin | $V \mathrm{fb})=0 \mathrm{~V}$ | 0 | 0 | 0 | \% |
| UVLO Threshold Voltage (FSD200) | VSTART |  | 6.3 | 7 | 7.7 | V |
|  | VSTOP | After turn on | 5.3 | 6 | 6.7 | $V$ |
| UVLO Threshold Voltage (FSD210) | VSTART |  | 8.0 | 8.7 | 9.4 | $V$ |
|  | VSTOP | After turn on | 6.0 | 6.7 | 7.4 | $V$ |
| Supply Shunt Regulator (FSD200) | VCCREG | - | . | 7 | - | $V$ |
| Internal Soft Start Time | TS/S |  | - | 3 | - | ms |
| BURST MODE SECTION |  |  |  |  |  |  |
| Burst Mode Voltage | VBURH | Tj $:=25 \mathrm{C}$ | 0.58 | 0.64 | 0.7 | $V$ |
|  | VBURL |  | 0.5 | 0.58 | 0.64 | V |
|  | Hysteresis |  | - | 60 | - | $m \mathrm{~V}$ |
| PROTECTION SECTION |  |  |  |  |  |  |
| Drain to Source Peak Current Limit | lover |  | 0.275 | 0.320 | 0.365 | A |
| Current Limit Delay ${ }^{(1)}$ | TCld | T) $=25 \mathrm{C}$ | - | 220 | - | ns |
| Thermal Shutdown Temperature (Tj) ${ }^{(1)}$ | TSD |  | 125 | 145 | 160 | C |
| Shutdown Feedback Voltage | VSD | - | 3.5 | 4.0 | 45 | V |
| Feedback Shutdown Delay Current | IDELAY | $\mathrm{Vfb}=4.0 \mathrm{~V}$ | 3 | 5 | 7 | $\mu \mathrm{A}$ |
| Leading Edge Blanking Time ${ }^{(2)}$ | TLEB |  | 200 | - | - | ns |
| TOTAL DEVICE SECTION |  |  |  |  |  |  |
| Operating Supply Current (FSD200) | 1 OP | $\overline{\mathrm{VCC}}=\overline{7 V}$ | - | 600 | - | $\mu \mathrm{A}$ |
| Operating Supply Current (FSD2 10) | IOP | $V \mathrm{Cc}=11 \mathrm{~V}$ | - | 700 | - | $\mu \mathrm{A}$ |
| Start Up Current (FSD200) | ISTART | $\overline{\mathrm{Vcc}}=\mathrm{OV}$ | - | 1 | 1.2 | mA |
| Start Up Current (FSD210) | ISTART | $V c c=0 V$ | - | 700 | 900 | $\mu \mathrm{A}$ |
| Vstr Supply Voltage |  | $V C C=0 V$ | 20 | - | - | $V$ |

Note:
1 These parameters, although guaranteed. are not $100 \%$ tested in production
2. This parameter is derived from characterization

## FSD210, FSD200

## Comparison Between FSDH565 and FSD210

| Function | FSDH0565 | FSD210 | FSD210 Advantages |
| :---: | :---: | :---: | :---: |
| Soft-Start | not applicable | 3 ms | - Gradually increasing current limit during soft-start further reduces peak current and voltage component stresses <br> - Eliminates extemal components used for soft-start in most applications <br> - Reduces or eliminates output overshoot |
| Switching Frequency | 100 kHz | 134 kHz | - Smaller transformer |
| Frequency Modulation | not applicable | $\pm 4 \mathrm{kHz}$ | - Reduced conducted EMI |
| Burst Mode Operation | not applicable | Yes-built into controller | - Improve light load efficiency <br> - Reduces no-load consumption <br> - Transformer audible noise reduction |
| Drain Creepage at Package | 1.02 mm | $\begin{aligned} & 3.56 \mathrm{~mm} \text { DIP } \\ & 3.56 \mathrm{~mm} \text { LSOP } \end{aligned}$ | - Greater immunity to acting as a result of build-up of dust. debris and other contaminants |

Typical Performance Characteristics
(These characteristic graphs are normalized at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


Frequency vs. Temp


Peak Current Limit vs. Temp


Vstart Voltage vs. Temp


Operating Current vs. Temp


Feedback Source Current vs. Temp


Vstop Voltage vs. Temp

Typical Performance Characteristics (Continued)
(These characteristic graphs are normalized at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


On State Resistance vs. Temp


Vcc Regulation Voltage vs. Temp (for FSD200)


Start Up Current vs. Temp (for FSD210)


Breakdown Voltage vs. Temp


Shutdown Feedback Voltage vs. Temp


Start Up Current vs. Temp (for FSD200)

## Functional Description

1. Startup : At startup, the internal high voltage current source supplies the internal bias and charges the external Vec capacitor as shown in tigure 7 . In the case of the FSD210, when Vec reaches 8.7 V the device starts switching and the internal high voltage current source is disabled (see figure 1). The device continues to switch provided that Vec does net drop below 6.7 V . For FSD210, after startup, the bias is supplied from the auxiliary rransformer winding. In the case of FSD200, Vec is continuously supplied from the external bigh voltage source and Vcc is regulated to 7 V by an internal high voltage regulator (HVReg), thus eliminating the need for an auxiliary winding (see figure 2 ).


Figure 6. Internal startup circuit
Calculating the Vec capacitor is an important step to designing in the FSD200210. At initial star-up in both the FSD200/210, the stand-by maximum current is 100 uA , supplying current to UVLO and Vref Block. The charging current (i) of the Vcc capacitor is cqual to Istr - 100 uA . After Vec reaches the UVLO start voltage only the bias winding supplies Vec current to device. When the bias winding voltage is not sufficient, the Vcc level decreases to the UVLO stop voltage. At this time Vcc oscillates. In order to prevent this ripple it is recommended that the Vec capacitor be sized between 10 uF and 47 uF .
2. Feedback Control : The FSD200/210 are both voltage mode devices as shown in Figure 8. Usually, a H11A817 optocoupler and KA431 voltage reference (or a FOD274) integrated optocoupler and voltage reference) are used to implement the isolated secondary feedback network. The feedback voltage is compared with an internally generatced sawtooth waveform, directly controlling the duty cycle. When the KA431 reference pin voltage exceeds the internal reference voltage of 2.5 V , the optocoupler LED current increases pulling down the feedback voltage and reducing the duty cycle. This event will occur when either the input voltage increases or the output load decreases.



Figure 7. Charging the Vcc capachor through Vstr
3. Leading edge blanking (LEB) : At the instant the internal Sense FET is tumed on, there usually exists a high current spike through the Sense FET, caused by the primary side capacitance and secondary side rectifier diode reverse recovery. Exceeding the pulse-by-pulse curtent limit could cause premature termination of the switching pulse (sce Protection Section). To counter this effect, the FPS employs a leading edge blanking (LEB) circuit. This circuit inhibits the over current comparator for a short time (TLEB) after the Sense FET is urned on.


Figure 8. PWM and feedback circuit
4. Protectien Circuit : The FSD200/210 has 2 self protection functions: over load protection (OLP) and thermal shutdown (TSD). Because these protection circuits are fully integrated into the IC with no external components, system
reliability is improsed without a cost increase. If ether of these thresholds are triggered, the FPS starts an auto-restan cyele. Once the fault condition wcurs, switching is terminated and the Sense flet remains ofti. This causes Vec to fall. When Voe reaches the UVL.O stop woltage 16.7 V FSD $210,6 \mathrm{~V}$ FSD $20(9$. the protection is reset and the internal high woltage current source charges the Vee capaciwr. When Vece reaches the (ivL_() start boltage
( $8.7 \mathrm{~V}: \mathrm{FSD} 210.7 \mathrm{~V}: \mathrm{FSD} 200$ ), the device attempts to resume normal operation. If the fault condition is no longer present star up will be successful. If it is still present the cycle is repeated (see figure 10 ).


Figure 9. Protection block
4.1 Over I,oad Protection (OLP): Over load protection ocurs when the load current exceeds a pre-set level due to an abnomal situation. If this occurs, the protection circuit should be triggered to protect the SMPS. It is possible that a shon term hoad transient can occur under normal nperation. In order to avoid false shutdouns, the over load protection creuit is dewigned to trigeter after a delay. Therefore the device can differentiate between transient over loads and tre fatalt conditions The maximum input power is limited using the pulse-by-pulse current limit feature. If the load tries to
draw more than this, the outpur voltage will drop below its set value. This reduces the optocoupler LED eurrent which in turn redues the phow-(ransistor current (see figure 9). Therefore. the 250uA current source will charge the feedback pin capacitor, $f$ th. and the feedback voltage. V fb, will increase. The input to the feedthack comparator is clamped at 3V. Once Vib reaches ?V, the device switches at maximum power, the 250 b A current souree is blocked and the 54 A source contimues 10 charge $C$ fh. Once $V$ tb reaches $4 V$ : switching staps and overload protection is triggered. The resultant shutdonn delay time is set by the time required to charge (th from 3ito $4 V$ with $5 u A$ as shown in Fig. 10.
4.2 Thermal Shutdown (TSD): The Sense FET and the control l/ are integrated, making it casier for the control 16
to detect the temperature of the Sense FET. When the temperature exceeds approximately $145^{\circ} \mathrm{C}^{\prime}$. thermal shutdown is activated.

5. Soft Start : FSD200 210 has an internal soft start circuit that gradually increases current through the Sense FET as shown in figure 1I. The soft star time is 3 msec in FSD200 210.


FSD200/210

## Figure 14. Internal Soft Start

6. Burst operation : In order to minimize the power disspastion in standby mode, the FSD200:210 implements burst mode functionality (see figure 12). As the load decreases, the teedback woltage decreases. As shown in figure 13. the device aumomatically enters burst mode when the feedback voltade drops below VBt:RL. ( 0.5 KV ). At this point switehing stops and the ouphe coltages start to drop at a rate depenctant on standby current load. This causes the feedhack voltage to
 The feedback voltage falls and the process repeats. Burst mode operation altematety enables and disables suitching of the power Sense FET thereby reducing switching loss in
standby mode.


Figure 12. Circuit for burst operation



Figure 13. Burst mode operation
7. Frequency Modulation : EMM reduction can be acconplished by modulating the switehing trequency of a SMPS Frequency modulation can reduce BMI by spreading the energy over a uider frequency range. The amount of liM1 reduction is directly related to the level ot modutation (Fimod) and the rate of modtataion. As tan be seen in Figuse 14. the trequency changes from $130 \mathrm{kH} / 1013 \times \mathrm{kH} /$ in 4 m S for the FSD200 FSD2 10 . Frequency modulation allows the use of a cost effective inductor instead of an AC input mode choke to satisty the requirements of work wade l:Mi himats.


Figure 14. Frequency Modulation Waveforms


Figure 16. FSD2to Full Range EMI $\operatorname{scan}\{134 \mathrm{kHz}$, with Frequency Modulation) with charger set

## FSD210, FSD200

## Typical application circuit

| Application | Output power | Input voltage | Output voltage (Max current) |
| :---: | :---: | :---: | :---: |
| Cellular Phone Charger | 3.38 W | Universal input $(85-265 \mathrm{Vac})$ | $5.2 \mathrm{~V}(650 \mathrm{~mA})$ |

## Features

- High efficiency ( $* 67^{\circ} 0$ at Universal Input)
- Low zero liad power consumption fe 100 mW at 240 Vac with FSD210
- Low component count
- Enhanced system reliability through various protection functions
- Internal soft-start (3ms)
- Frequency Modulation for low EM1


## Key Design Notes

- The constant woltage (CV) mode control is implemented with resistors, RX, R9, R10 and R11, shunt regulator, U2, feedback capacitor. ( 9 and opto-coupler. U3
- The constant current (CC) mode control is designed with resistors, R8, R9, R15, R16. R17 and R19. NPN transistor. QI and NTC. TH1. When the voltage across current sensing resistors. R $15 . \mathrm{R} 16$ and R17 is 0.7 V , the NPN transistor turns on and the curcent through the opto coupler LED increases. This reduces the feedback voltage and duty ratio. Therefore, the output voltage decreases and the ounput current is regulated.
- The NTC(negative thermal coefficient) is used to compensate the temperature charateristics of the transistor QI


## 1. Schematic



## 2. Demo Circuit Part List

| Reference | Part \# | Quantity | Description | Requirement/Comment |
| :---: | :---: | :---: | :---: | :---: |
| D1, D2, D3, D4 | 1N4007 | 4 | 1A/1000V Junction Rectifier | DO41 Type |
| D5 | UF4008 | 1 | 1A/1000V Ultra Fast Diode | DO41 Type |
| D6 | 1N4148 | 1 | 10 mA 100 V Junction Diode | D0-213 Type |
| D7 | SB260 | 1 | 2A/60V Schottky Diode | D0-41 Type |
| Q1 | KSP2222A | 1 | Ic $=600 \mathrm{~mA}, ~ V C E=30 \mathrm{~V}$ | TO-92 Type |
| U1 | $\begin{aligned} & \hline \text { FSD210 } \\ & \text { (FSD200) } \end{aligned}$ | 1 | 0.5A/700V | lover $=0.3 \mathrm{~A}$, Farchildsemi |
| U2 | KA431AZ | 1 | VREF $=2.495 \mathrm{~V}$ (Typ.) | TO. 92 Type, LM431 |
| U3 | H11A817A | 1 | CTR 80-160\% |  |

3. Transformer Schematic Diagram


OCRE: EF1616
BCBEAN: EE1616(H)
4. Winding Specification

| No. | $\begin{gathered} \text { Pin } \\ (S \rightarrow F) \end{gathered}$ | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| W1 | $1 \rightarrow 2$ | $0.16 \phi \times 1$ | 99 Ts | SOLENOID WINDING |
| INSULATION: POLYESTER TAPE $\mathrm{t}=0.025 \mathrm{~mm} / 10 \mathrm{~mm}$, 2Ts |  |  |  |  |
| W2 | $4 \rightarrow 3$ | $0.160 \times 1$ | 18 Ts | CENTER SOLENOID WINDING |
| INSULATION: POLYESTER TAPE $\mathrm{t}=0.025 \mathrm{~mm} / 10 \mathrm{~mm}$, 2 Ts |  |  |  |  |
| W3 | $1 \rightarrow$ open | $0.16 \phi \times 1$ | 50 Ts | SOLENOID WINDING |
| INSULATION: POLYESTER TAPE $\mathrm{t}=0.025 \mathrm{~mm} / 10 \mathrm{~mm}$, 3Ts |  |  |  |  |
| W4 | $8 \rightarrow 7$ | 0.40 ¢ $\times 1$ | 9 Ts | SOLENOID WINDING |
| INSULATION: POLYESTER TAPE $\mathrm{t}=0.025 \mathrm{~mm} / 10 \mathrm{~mm}, 3 \mathrm{Ts}$ |  |  |  |  |

5. Electrical Characteristics

| ITEM | TERMINAL | SPECIFICATION | REMARKS |
| :---: | :---: | :---: | :---: |
| INDUCTANCE | $1-2$ | 1.6 mH | $1 \mathrm{kHz}, 1 \mathrm{~V}$ |
| LEAKAGE L | $1-2$ | 50 uH | 3.4 .7 .8 short <br> $100 \mathrm{kHz}, 1 \mathrm{~V}$ |

## Typical application circuit

| Application | Output power | Input voltage | Output voltage (Max current) |
| :---: | :---: | :---: | :---: |
| Non Isolation Buck | 1.2 W | Universal dc input <br> $(100 \sim 375 \mathrm{Vac})$ | $12 \mathrm{~V}(100 \mathrm{~mA})$ |

## Features

- Non isolation buck consener
- L.ow component count
- Enhanced system relability through vanious protection functions


## Key Design Notes

- The output voltage (I2V) is regulated with resistors. RI. R2 and R3, cener diode. D3. the transistor, Q1 and the capacitor. C2. While the FSD210 is off dodes. D1 and D2, are on. At this time the output voltage, 12V. can be sensed by the feedback components above. This output is also used with bias voltage for the FSD2 30
- R. 680 K . is to prevent the OLP (over load protection) at startup
- R, X.2K, is a dummy resistor to regulate outpul voltage in light foat

1. Schematic


## 2. Demo Circuit Part List

| Reference | Part \# | Quantity | Description | Requirement/Comment |
| :--- | :--- | :--- | :---: | :---: |
| D1, D2 | UF4007 | 2 | 1A/1000V Ultra Fast Diode | DO41 Type |
| Q1 | KSP2222A | 1 | Ic=200mA, Vcc=40V | TO-92 Type |
| ZD1 | 1N759A | 1 | 12VZD/0.5W | DO-35 Type |
| U1 | FSD210 | 1 | 0.5 A 700 V | lover $=0.3 \mathrm{~A}$ |

## Layout Considerations (for Flyback Convertor)



Figure 17. Layout Considerations for FSD2x0 using 7DIP

## FSD210, FSD200

## Package Dimensions

> 7-DIP


Package Dimensions (Continued)

7-LSOP


## FSD210, FSD200

## Ordering Information

| Product Number | Package | Rating | Topr (C) |
| :---: | :---: | :---: | :---: |
| FSD210 | 7 DIP | $700 \mathrm{~V}, 0.5 \mathrm{~A}$ | -25 C to +85 C |
| FSD200 | 7 DIP | $700 \mathrm{~V}, 0.5 \mathrm{~A}$ | -25 C to +85 C |
| FSD210M | 7 SOP | $700 \mathrm{~V}, 05 \mathrm{~A}$ | -25 C to +85 C |
| FSD200M | 7 CSOP | $700 \mathrm{~V}, 0.5 \mathrm{~A}$ | -25 C to +85 C |

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES IHE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPCRT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION As used herein

1 Life support devices or systems are devices or systems which (a) are intenced for surgical mplant into the body. or (b) support or sustain life, and (c) whose failure to pertorm when properly used in accordance with pertorm when properly used in accordance with reasonably expected to result in a significant infury of the user.

2 A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life suoport device or system, or to affect its safety or effectiveness.

# This Page Intentionally Left Blank 

## Appendix D

## Fairchild Specifications for FAN5307

## FAN5307 <br> High-Efficiency Step-Down DC-DC Converter

## Features

- 95\% Efficiency. Synchronous Operation
- Adjustable Output Voltage Option from 0.7V w V IN
- 2.5V 0 5.5V input Voltage Runge
- Customized Fixed Output Volitge Options.
- Upto. 300 m A Output Current
- Fixed Frequency IMH/ PWM Operation
- High Efticiency Pouer Sase Mode
- 100\% Duty Cyele Low Dropout Operation
- Sufi Start
- Dynamic Output Voltage Positioning
- I.5uA Quiescent Current
- Excellent Lesad Tramsient Response
- 5-Lead SOT-23 Package
- 6-Ledd MLP $3 \times 3$ mim Package


## Applications

- Picker PC: PDAs
- Cell Phones
- Battery-Powered Portable Devices
- Digital C'imera
- Lom Power DSP Supplien


## Description

The FANS307. a high efticiency low noise synchronous PWM current moxe and Pule Skip (Power Save) mode DC- DC converter is desinned for hattery-powered applications. It prosides up to 300 mA th output current over a wide input range fram 2.5 V 10 5.5 V . The output woltage can be evther interially fixed or externally adjustable wer a wite range of 0.7 V 10.5 .5 V by an external volage disider. C'ustom output voltages ate also avalate.

At moderate and light loads pulse skipping modalation is Uned. Dynarmic voltage positioning is applied. and the output voltage is shifted $0.8 \%$ ahove nominat value for increased headroom during load transients, At higher loads the system alltomatically switches to curren mode PWM comtool. operating at I MH\%. A current mode control loop with fast transient revponse ensure excellent line and lead regulation. In Power Suse mode, the yuieserett current is reduced to $15 \mu \mathrm{~A}$ in order to athice hogh efticsency and orensure long batery life. In shut-down mode the supply current drops helon tat The device is atabable in 5 -lead $S O T-23$ and 6-lead SIIP ? ? ? mm mackater.

## Typical Application




## PRODUCT SPECIFICATION

$\qquad$
$\qquad$ FAN5307

## Pin Assignment



Pin Description 5SOT-23

| Pin No. | Pin Name | Pin Description |
| :---: | :---: | :--- |
| 1 | $V_{I N}$ | Supply voltage input. |
| 2 | GND | Ground. |
| 3 | EN | Enable Input. Logic high enables the chip and logic low disables the chip and reduces <br> supply current to $<1 \mu \mathrm{~A}$. Do not float this pin. |
| 4 | FB | Feedback Input. In case of fixed voltage options, connect this pin directly to the output. <br> For an adjustable voltage option, connect this pin to the resistor divider. |
| 5 | $\mathrm{~L}_{\mathrm{x}}$ | Inductor pin. This pin is connected to the internal MOSFET switches. |

Pin Description 6-Lead 3x3mm MLP

| Pin No. | Pin Name | Pin Description |
| :---: | :---: | :---: |
| 1 | EN | Enable Input. Logic high enables the chip and logic low disables the chip and reduces supply current to $<1 \mu \mathrm{~A}$. Do not float this pin. |
| 2 | GND | Reference ground. |
| 3 | $\mathrm{V}_{\mathrm{IN}}$ | Supply voltage input. |
| 4 | $L_{\text {x }}$ | Inductor pin. This pin is connected to the internal MOSFET switches. |
| 5 | PGND | Power ground. Internal N -channel MOSFET is connected to this pin. |
| 6 | FB | Feedback Input. In case of fixed voltage options, connect this pin directly to the output. For an adjustable voltage option, connect this pin to the resistor divider. |

Absolute Maximum Ratings

| Parameter |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ |  | -0.3 | 6.5 | V |
| Voltage on any other pin |  | GND-0.3 | $V_{1 N}+0.3$ | $\checkmark$ |
| Power Dissipation (Continuous, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) (Note 1) |  |  | 357 | mW |
| Lead Soldering Temperature (10 seconds) |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic Discharge (ESD) Protection Level (Note 2) | HBM | 4 |  | kV |
|  | CDM | 1 |  |  |

## Recommended Operating Conditions

| Parameter | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage Range | 2.5 |  | 5.5 | V |
| Output Voltage Range, Adjustable Version | 0.7 |  | $\mathrm{~V}_{\mathrm{IN}}$ | V |
| Output Current |  |  | 300 | mA |
| Inductor (Note 3) |  | 10 |  | $\mu \mathrm{H}$ |
| Input Capacitor (Note 3) |  | 4.7 |  | $\mu \mathrm{~F}$ |
| Output Capacitor (Note 3) |  | 10 |  | $\mu \mathrm{~F}$ |
| Operating Ambient Temperature Range | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Derate above $25^{\circ} \mathrm{C}$ at a rate of $35^{\circ} \mathrm{C} / \mathrm{W}$.
2. Using Mil Std. 883E, method 3015.7(Human Body Model) and EIAJJESD22C 101-A (Charge Device Model)
3. Refer to the applications section for further details.

## General Electrical Characteristics

$V_{I N}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=200 \mathrm{~mA} . \mathrm{EN}=\mathrm{V}_{\text {IN }} . \mathrm{C}_{\text {IN }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F}, \mathrm{~L}_{\mathrm{X}}=10 \mu \mathrm{H}, \mathrm{T}_{\mathrm{A}}=-40^{\prime \prime} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input Voltage | 2.5 |  | 5.5 | V |
| Quiescent Current | Iout $=$ OmA, Device is not switching |  | 15 | 30 | $\mu \mathrm{A}$ |
| Snutdown Supply Current | EN = GND |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Enable High Input Voltage |  | 1.3 |  |  | $V$ |
| Enable Low Input Voltage |  |  |  | 0.4 | V |
| En Input Bias Current | $E N=V_{1 N}$ or GND |  | 0.01 | 0.1 | ${ }_{\mu} \mathrm{A}$ |
| PMOS On Resistance | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}$ |  | 530 | 690 | ms 2 |
|  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V}$ |  | 670 | 850 |  |
| NMOS On Resistance | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}$ |  | 430 | 540 | ms 2 |
|  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V}$ |  | 530 | 660 |  |
| P-channel Current Limit | $2.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ | 400 | 520 | 700 | mA |
| N-channel Leakage Current | $\mathrm{V}_{\mathrm{DS}}=5.5 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| P-channel Leakage Current | $\mathrm{V}_{\mathrm{DS}}=5.5 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Switching Frequency |  | 800 | 1000 | 1200 | kHz |
| Line Regulation | $\begin{aligned} & V_{I N}=2.5 \text { to } 5.5 \mathrm{~V}, \\ & \text { lout }=10 \mathrm{~mA} \end{aligned}$ |  | 0.16 |  | $\% \mathrm{~N}$ |
| Load Regulation 6-Lead $3 \times 3 \mathrm{~mm}$ MLP | $100 \mathrm{~mA} \leq \mathrm{I}_{011} \leq 300 \mathrm{~mA}$ |  | 0.0014 |  | \%/mA |
| Load Regulation 5-Lead SOT-23 | $100 \mathrm{~mA} \leq \mathrm{I}_{011} \leq 300 \mathrm{~mA}$ |  | 0.0022 |  | \%/mA |
| Output Voltage Accuracy (5SOT23) | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=2.5 \text { to } 4.5 \mathrm{~V}, \\ & \mathrm{OmA}^{\mathrm{mA}} \leq \mathrm{I}_{\mathrm{OUT}} \leq 300 \mathrm{~mA} \end{aligned}$ | -3 |  | 3 | \% |
|  | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=2.5 \text { to } 5.5 \mathrm{~V} \\ & \text { OmA } \leq \text { tout } \leq 300 \mathrm{~mA} \end{aligned}$ | -4 |  | 3 | \% |
| Leakage Current into SW Pin | $\begin{aligned} & V_{\text {IN }}>V_{\text {OUT }} \\ & O V \leq V_{S W} \leq V_{I N} \end{aligned}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Reverse Leakage Current into pin SW | $\begin{aligned} & V_{1 N}=\text { Open, } \mathrm{EN}=\mathrm{GND}, \\ & V_{\mathrm{Sw}}=5.5 \mathrm{~V} \end{aligned}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Output Voltage Accuracy (6-Lead 3x3mm MLP) | $\begin{aligned} & V_{I N}=2.5 \text { to } 5.5 \mathrm{~V} \\ & 0 \mathrm{~mA} \leq I_{\mathrm{OUT}} \leq 300 \mathrm{~mA} \end{aligned}$ | -3 |  | 3 | \% |

## Electrical Characteristics For Adjustable Version

$\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=200 \mathrm{~mA} . E N=\mathrm{V}_{\text {IN }} . \mathrm{C}_{\text {IN }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}, \mathrm{~L}_{\mathrm{X}}=10 \mu \mathrm{H}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Feedback (FB) Voltage |  |  | 0.5 |  | V |

## FAN5307

## Electrical Characteristics for Fixed $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ Version

$\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V . I OUT $=200 \mathrm{~mA}, E N=V_{I N} . C_{\text {IN }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F}, \mathrm{~L}_{\mathrm{X}}=10 \mu \mathrm{H}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are a! $T_{A}=25^{\circ} \mathrm{C}$

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PFM to PWM Transition Voltage (Note 4) | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=3.7 \mathrm{~V} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \\ & 0.1 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 300 \mathrm{~mA} \end{aligned}$ |  |  | 72 | mV |
| PFM to PWM Transition Voltage (Note 4) | $\begin{aligned} & V_{\mathbb{N}}=4.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}, \\ & 0.1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OU}}<300 \mathrm{~mA} \end{aligned}$ |  |  | 72 | mV |
| Output Voltage during Mode Transition (Note 5.6) |  | 1.7 |  | 1.93 | V |
| Over Voltage Clamp Threshold | Incl. line, load, Ioad transients. and temperature |  | 1.878 | 1.93 | V |

Note:
4. Transition voltage is defined as the difference between the output voltage measured at 0.1 m A (PFM mode) and 300 mA (PWM mode), respectively.
5.

6. These limits also apply to any mode transition caused by any kind of load transition within specified output current range.

Typical Performance Characteristics (umn).




Block Diagram


## Detailed Operation Description

The FAN5 307 is a step-down converter operating in a current-mode PFM/PWM architecture with a typical switching frequency of 1 MHz . At moderate to heavy loads, the converter operates, in pulse-width-modulation (PWM) mode. At light loads the converter enters a power-save moode (PFM pulse skipping) to keep the efficiency high.

## PWM Mode

In PWM mode. the device operates at al fixed frequency of 1 MHz . At the beginning of each clock cycle, the P-channel transistor is turned on. The inductor current ramps up and is monitored via an internal circuit. The P-channel switch is turned off when the sensed current causes the PWM comparator to trip when the output voltage is in regulation or when the inductor current reaches the current limit (set internally to typically 520 mA ). After a minimum dead time the N channel transistor is turned on and the inductor current ramps. down. As the clock cycle is completed, the N -channel switch
is curned off and the nex clock cycle harts.

## PFM (Power Save) Mode

As the load currem decreases and the peak inducher current no longer teaches the typical threshold of 80 mA , the conventer enters pulse-frequency-modulation (PFM) mode. In PFM mode the device operates with a variable frequency and constant peak current thus reducing the quiewent current to minimum. Consequently, the high efticiency is maintained at light loads. As soon as the ouput voltage falls below a threstold. set at $0.8 \%$ above the nominal value, the P -channel transistor is turned on and the inductor current ramps up. The P-chanmel switch turns off and the N -channel turns on as the peak inductor current is reached (typical 140 mA ).

The N -chamnel transistor is turned off betore the inductor current becomes negative. At this time the $\mathbf{P}$-channel is switched on again starting the next pulse. The converter continues these pulses until the high threstold itypical $1.6 \%$ above nominal value) is reached. A higher output voltage in

PFM mode given additional headroom for the voltage drop during a load eransient from light to full load. The voltage overshout during this load transient is also minimized due to active regulation during turning on the N -channel rectitier switch. The device stays in sleep mode until the output voltage falls below the low threshold. The FAN5307 enters the PWM mode as soon as the output voltage can no longer be regulated in PFM with constant peak current.

## 100\% Duty Cycle Operation

As the input voltage approaches the output voltage and the duty cycle exceeds the typical $95 \%$, the converter tums the P-channel transistor continutously on. In this mode the oupput volage is equal to the input voltage minus the voltage drop across the P-channel transistor:

$\mathrm{R}_{\mathrm{dNON}}=\mathrm{P}$-channel switch ON resistance
$1_{1010}=$ Oucput current
$\mathrm{R}_{\mathrm{l}}=$ Inductor DC resistance

## Soft Start

The FAN5307 has an internal woft-start circuit that limits the inrush current during start-up. This prevenss possible voltage drops: of the input voltage and eliminates the output voltage owershoot. The soft-start is implemented as a digital circuit increasing the switch current in four steps to the P-channel current limit $(520 \mathrm{~mA})$. Typical start-up time for a $10 \mu \mathrm{~F}$ output capacitor and a toad current of 200 mA is $5(\mathrm{~K}) \mu \mathrm{s}$.

## Short-Circuit Protection

The switch peak current is timited cycle by cycle to a typical value of 520 mA . In the event of a output voltage short circuit the device operates at minimum duty cycle, therefore the average input current is typically 100 mA .

## Application Information

## Adjustable Output Voltage Version

The outpul woltage for the adjustatble version is set by the external resistor divider as shown helow:

and is calculated an

$$
v_{1 H 1}=0.5 \mathrm{~V} \times\left[1+\frac{R_{1}}{R_{2}}\right]
$$

To coduce mome semsitixity. $\mathrm{RI}+\mathrm{R} 2$ shoukf mot exceed shlohs

## Inductor Selection

The inductor parameters directly related bo deviee pertormances are saturation current atted de resistance. The FAN5307 uperates with a isnical indector valtue of 10 ) H H. The lower the de revistance. the higher the efficience. For saturation current, we indetor should be rated higher than the maximam laad current flus half of the inductor ripple current that is calculated at follous:

$$
\Delta 1_{1}=v_{011} \times \frac{1-\left(v_{011} \times v_{1,1}\right)}{1 \times \times 1}
$$

## where

$\mathrm{f}=$ Suitching Freylenc
I. Inductor Value
$\Delta I_{1}=$ Inductor Ripple Current

| Inductor Value | Vendor | Part Number | Performance |
| :---: | :---: | :---: | :---: |
| $10 \mu \mathrm{H}$ | Sumida | CDRH5D28-100 | High Efficiency |
|  |  | CDRH5D18-100 |  |
|  |  | CDRH4D28-100 |  |
|  | Murata | $\begin{gathered} \text { LQH66SN100M } \\ \text { OtL } \end{gathered}$ |  |
| $6.8 \mu \mathrm{H}$ | Sumida | CDRH3D16-6R8 | Smallest |
| 10 HH |  | CDRH4D18-100 | Solution |
|  |  | CR32-100 |  |
|  |  | CR43-100 |  |
|  | Murata | LQH4C100K04 |  |

Table 1: Recommended Inductors

## Input Capacitor Selection

Fir best pertomances. a low ESR input capacitor in required. A ceramie capacitor of a keasi 4.7 F. placed an clowe of the inpur pin of the device is recommended.

## Output Capacitor Selection

The BAN5307:s swithing frequency of 1 NH allows the use of a how ESR ceramic capacitor with a value of 10 He to 22 Lt : This prowider low ourput seltage ripple. In power save mode the output voltage ripple is independent of the sutput capacitor salue and the ripple is determined thy the interral comparits threshoks. The typical outpur soltage ripple at tight liad is 16 of the mominal motput woltage.

| Capacitor <br> Value | Vendor | Part Number |
| :---: | :---: | :--- |
| $4.7 \mu \mathrm{~F}$ | Taiyo <br> Yuden | JMK212BY475MG |
| $10 \mu \mathrm{~F}$ | JMK212BJ106MG |  |
|  | TDK | $-\frac{\text { JMK316B.J106KL }}{\text { C3212X5ROJ106K }}$ |
| $22 \mu \mathrm{~F}$ | Murata | GRM32DR60J226K |

Table 2: Recommended Capacitors

## PCB Layout Recommendations

The inherently high peak currents and switching frequency oif the prower supplie, require a carctul PCB layout design. Thuretore, use wide races for the high current path and place the imput capacitor, the induetor, and the output capacitor is chose is powsible to the inegrated circuit terminaks. For : hac indiustable wersion the resotor divider should be routed atay from the indactor (1) andid electromamelic interferchere

The o-leated MIP servion of the IAN. 5.307 separates the bigh corrent ground from the reterence ground, therefore it is more tolerant to the PCB libout devign and how better performatice.


## Mechanical Dimensions

## 6-Lead $3 \times 3 \mathrm{~mm}$ MLP Package



RECOMMENDED LAND PATTERN


NOTES:
A. CONFORMS TO JEDEC REGISTRATION MO-229. VARIATION VEEA, DATED $11 / 2001$
B. DIMENSIONS ARE IN MILLIMETERS
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M. 1994

## Mechanical Dimensions

## 5-Lead SOT-23 Package



| Symbol | Inches |  | Millimeters |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| A | .035 | .057 | .90 | 1.45 |  |
| A1 | .000 | .006 | .00 | .15 |  |
| B | .008 | .020 | .20 | .50 |  |
| C | .003 | .010 | .08 | .25 |  |
| D | .106 | .122 | 2.70 | 3.10 |  |
| E | .059 | .071 | 1.50 | 1.80 |  |
| e | .037 BSC |  | .95 BSC |  |  |
| e1 | .075 BSC |  | 1.90 BSC |  |  |
| H | .087 | .126 | 2.20 | 3.20 |  |
| L | .004 | .024 | .10 | .60 |  |
| $\alpha$ | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |  |

Notes:

1. Package outline exclusive of mold flash \& metal burr.
2. Package outline exclusive of solder plating. 3. EIAJ Ref Number SC_74A

## Ordering Information

| Product Number | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ | Package Type | Order Code |
| :---: | :---: | :---: | :---: |
| FAN5307 | 1.8 | 5-Lead SOT-23 Tape and Reel | FAN5307S18X |
|  | 1.8 | 6-Lead 3×3mm MLP Tape and Reel | FAN5307MP18X |
|  | Adjustable | 5-Lead SOT-23 Tape and Reel | FAN5307SX |
|  | Adjustable | 6-Lead 3x3mm MLP Tape and Reel | FAN5307MPX |

## DISCLAIMER

AIRGHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO
ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein.

1. Lite support devices or systems are devices or systems which, (a) are intended tor surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
[^0]
# This Page Intentionally Left Blank 

Appendix E

## Fairchild Specifications for ACE1502



Figure 2. ACEx Application Example (Remote Keyless Entry)


Figure 3. ACE1502 8-pin SOIC and DIP Device Pinout
a) Normal Mode Operation

| G3 $1^{\circ}$ | 8 |
| :---: | :---: |
| G4 $\square 2$ | 7 |
| G5 $=3$ | 6 |
| G0 ${ }^{4}$ | 5 |

b) Programming Mode Operation


Figure 4. ACE1502 8-pin TSSOP Device Pinout
a) Normal Mode Operation



Figure 5. ACE1502 14-pin SOIC, TSSOP and DIP Device Pinout

## a) Normal Mode Operation



## 2. Electrical Characteristics

## Absolute Maximum Ratings

Ambient Storage Temperature Input Voltage
Lead Temperature (10s max)
Electrostatic Discharge on all pins $\quad 2000 \mathrm{~V}$ mir
$.65 \mathrm{C} 10+150 \mathrm{C}$
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+03 \mathrm{~V}$ $+300 \mathrm{C}$
2000 V min

Operating Conditions
Relative Humbdty (non-condensing) EEPROM write limuts See DC Electrical Characteristics

| Part Number | Operating Voltage | Ambient Operating Temperature |
| :---: | :---: | :---: |
| ACE 1502 E | 1.8 to 3.6 V | -40 C to +85 C |
| $A C E 1502 \mathrm{~V}$ | 1.8 to 3.6 V | -40 C to +125 C |

ACE1502 DC Electrical Characteristics, $\mathrm{V}_{\text {CC }}=1.8$ to 3.6 V
Ali measurements are valid for ambient operating temperature unless otherwise stated.

| Symbol | Parameter | Conditions | MIN | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Icc}^{3}$ | Suppy Current - no data EEPROM write in progress | $\begin{aligned} & 1.8 \mathrm{~V} \\ & 2.2 \mathrm{~V} \\ & 2.7 \mathrm{~V} \\ & 3.6 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 04 \\ & 04 \\ & 05 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 0.6 \\ & 0.7 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{IcC}_{\mathrm{H}}$ | HALT Mode current | $\begin{aligned} & 2.7 \mathrm{~V} @ 25 \mathrm{C} \\ & 2.7 \mathrm{~V} \text { @ }-40 \mathrm{C} \text { to }+85 \mathrm{C} \end{aligned}$ |  | 100 | $\begin{gathered} 400 \\ 5000 \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
|  |  | $\begin{aligned} & 3.6 \mathrm{~V} \text { @ } 25 \mathrm{C} \\ & 3.6 \mathrm{~V} \text { @ } 40 \mathrm{C} \text { to }+85 \mathrm{C} \end{aligned}$ |  | 0.25 | $\begin{gathered} 1000 \\ 10 \end{gathered}$ | $\begin{aligned} & \Pi A \\ & \mu A \end{aligned}$ |
| $1 c_{L}{ }^{4}$ | IDLE Mode current | $\left\{\begin{array}{l} 1.8 \mathrm{~V} \\ 3.6 \mathrm{~V} \end{array}\right.$ |  | $\begin{aligned} & 210 \\ & 250 \end{aligned}$ | 400 | $\mu A$ $\mu \mathrm{A}$ |
| Vcew | EEPROM write voltage | Code EEPROM in Programming Mode Data EEPROM in Operating Mode | $\begin{aligned} & 3.0 \\ & 1.8 \end{aligned}$ | 3.3 | $\begin{aligned} & 3.6 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $S_{\text {vec }}$ | Power Supply Slope |  | $1 \mu \mathrm{~S} \mathrm{~N}$ |  | $10 \mathrm{~ms} / \mathrm{V}$ |  |
| $v_{1 L}$ | Input Low with Schmill Trigger buter | $\mathrm{VCC}=22 \cdot 36 \mathrm{~V}$ |  |  | 02 Vcc | $\checkmark$ |
|  |  | $\mathrm{Vcc}<2.2 \mathrm{~V}$ |  |  | 0.45 Vcc | $\checkmark$ |
| $V_{1 H}$ | Input High with Schmitt Trigger bufter | $V C C=1.8 \cdot 3.6 \mathrm{~V}$ | 0.8 Vcc |  |  | V |
| $1 p$ | Input Pull-up Current | $\mathrm{VCC}=3.6 \mathrm{~V} . \mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | 30 | 65 | 350 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {TL }}$ | Tri-State Leakage | $\mathrm{Vcc}=3.6 \mathrm{~V}$ |  | 2 | 200 | nA |
| $V_{\mathrm{OL}}$ | Output Low Voltage: <br> G0. G1 G2. G3. G4, G5, G6. G7 | $\begin{aligned} & V c c=1.8 \cdot 2.7 \mathrm{~V} \\ & 2 \mathrm{~mA} \operatorname{sink} \end{aligned}$ |  |  | 02Vcc | $V$ |
|  | Output Low Voltage: G0, G1, G2, G3. G4. G5. G6. G7 | $\begin{aligned} & V C C=3.3 \cdot 3.6 \mathrm{~V} \\ & 70 \mathrm{~mA} \mathrm{sink} \end{aligned}$ |  |  | 0.2vec | $V$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage: <br> G0. G1 G2, G3, G4, G5 G6. G7 | $\begin{aligned} & \mathrm{Vcc}=2.2 \cdot 27 \mathrm{~V} \\ & 2 \mathrm{~mA} \text { source } \end{aligned}$ | 08 Vcc |  |  | V |
|  | Output High Voltage: G0, G1, G2, G3, G4, G5, G6. G7 | $\mathrm{Vec}=3.3 \cdot 3.6 \mathrm{~V}$ 7 mA source | 0.8Vcc |  |  | v |

4 Based in a continuous lote imping program

ACE1502 AC Electrical Characteristics, $\mathrm{V}_{\mathrm{CC}}=1.8$ to 3.6 V
All measurements are valid for ambient operating temperature unless otherwise stated.

| Parameter | Conditions | MIN | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction cycle time from internal clock setpoint | $3.3 \mathrm{Vat}+25^{\circ} \mathrm{C}$ | 0.98 | 10 | 1.02 | $\mu \mathrm{S}$ |
| Internal clock frequency variation | 1.8 V to 3.6 V at constant temperature |  | 1.2 |  | $\therefore$ |
|  | 1.8 V to 3.6 V at full temperature range (Note 6 ) |  |  | 6 | \% |
| Crystal oscillator frequency | (Note 5) |  |  | 25 | MHz |
| External clock trequency | (Note 5) |  |  | 8 | MHz |
| EEPROM write tume |  |  | 5.5 | 10 | mis |
| Internal clock start up time | (Note 6) |  |  | 2 | ms |
| Oscillator slart up time | (Note 6) |  |  | 2400 | cycles |

5 The maximum permissitie trequificy is quaranteed by design but is not $1000^{\circ}$ tested

ACE1502 Electrical Characteristics for programming
All data valid at ambient temperature between 3.0 V and 3.6 V . The following characteristics are guaranteed by design but are not $100 \%$ tested. See "EEPROM write time" in the AC Electrical Characteristics for definition of the programming ready time.

| Parameter | Description | MIN | MAX | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{H}:}$ | CLOCK high time | 500 | DC | ns |
| to | CLOCK low time | 500 | DC | ns |
| $\mathrm{t}_{\text {DIS }}$ | SHIFT IN setup time | 100 |  | ns |
| ${ }^{\text {tin }}$ | SHIFT IN hold time | 100 |  | ns |
| tos | SHIFT OUT setup time | 100 |  | กs |
| $\mathrm{t}_{\mathrm{DOH}}$ | SHIFT_OUT hold time | 900 |  | ns |
| T Reset | Power On Reset lime | 3.2 | 4.5 | ms |
|  | LOAD timing | 5 |  | us |

ACE1502 Low Battery Detect (LBD) Characteristics, Vcc $=1.8$ to 3.6 V

| Parameter | Conditions | MIN | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LBD voltage threshold variation | $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -5 |  | +5 | $\%$ |

ACE1502 Brown-out Reset (BOR) Characteristics, $V_{c c}=1.8$ to 3.6 V

| Parameter | Conditions | MiN | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BOA voltage threshold variation | $40 \mathrm{C} t 0+85 \mathrm{C}$ | 1.72 | 1.83 | 1.92 | V |

[^1]
## AC \& DC Electrical Characteristic Graphs

The graphs in this section are for design guidance and are based on prelimmary test data.
Figure 6. Internal Oscillator Frequency


Figure 7. LBD and BOR Threshold Levels



Figure 8. Icc Active


Figure 9. HALT Mode Currents


## Figure 10. IDLE Mode Currents



Figure 11. $\mathrm{V}_{\mathrm{OL}} \mathrm{N}_{\mathrm{OH}}$ vs. Current



## 3. Arithmetic Controller Core

The ACEx microcontroller core is specifically designed tor low cost applications involving bit manipulation, shifting and block encryption. It is based on a modified Harvard architecture meaning peripheral. I/O. and RAM locations are addressed separately from instruction cata.
The core differs from the traditional Harvard architecture by aligning the data and instruction memory sequentially. This allows the $X$-pointer (12-bits) to point to any memory location in either segment of the memory map. This modification improves
the overall code efficiency of the ACEx microcontroller and takes advantage of the flexibility found on Von Neumann style machines.

### 3.1 CPU Registers

The ACEx microcontroller has five general-purpose registers. These registers are the Accumulator (A), X-Pointer (X), Program Counter (PC). Stack Pointer (SP), and Status Register (SR). The X. SP, and SR registers are all memory-mapped.

Figure 12. Programming Model


### 3.1.1 Accumulator (A)

The Accumulator is a general-purpose 8 -bit register that is used to hold data and results of arithmetic calculations or data manipulations.

### 3.1.2 X-Pointer ( $\mathbf{X}$ )

The $X$-Ponter register allows for a 12 -bit indexing value to be added to an 8-bit oftset creating an eflective address used for reading and writing between the entire memory space. (Software can only read from code EEPROM? This provides software with the flexibility of storing lookup tables in the code EEPROM memory space for the core's accessibility during nor. mal operation.

The ACEx core allows software to access the enture 12 -bit x . Pointer register using the special $x$-pointer instructions e.g LD $X$. 4000 H . (See Table 8.) However, sotware may also access the register through any of the memory-mapped instructions using the $\mathrm{XHI}(\mathrm{X}[11: 8 \mathrm{D})$ and $\mathrm{XLO}(\mathrm{X}(7.0 \mathrm{O})$ variables located at $0 \times B E$ and $0 \times B F$, respectively (See Table 10.)
The X register is divided into two sections. The 11 least signit. cant bits (LSBs) of the register is the address of the program or cata memory space. The most significant bit (MSB) of the reg. ster is write only and selecls between the data ( $0 \times 000$ to OXOFF) or program ( $0 \times 800$ to $0 \times F F F$ ) memory space
Example: If Bit $11=0$, then the LD $A,[00, X]$ instruction will take a value from address range $0 \times 000$ to $0 \times 0 F F$ and load it into $A$. 11

Bit $11=1$, then the LD A, $[00, \mathrm{X} \mid$ instruction will take a value from address range $0 \times 800$ to OxFFF and load it into $A$.

The $X$ register can also serve as a counter or temporary storage register However, this is true only for the 11 -LSBs since the $12^{\text {th }}$ bit is dedicated for memory space selection.

### 3.1.3 Program Counter (PC)

The 11 -bit program counter register contains the address of the next instruction to be executed. After a reset, if in normal mode the program counter is initalized to $0 \times 800$

### 3.1.4 Stack Pointer (SP)

The ACEx microcontroller has an automatic program stack with a 4 -bit stack ponter. The stack can be initialized to any location between addresses $0 \times 30$-0x3F. Normally. the stack pointer is intialized by one of the first instructions in an application program. After a reset, the stack pointer is defaulted to $0 \times \mathrm{FF}$ pointing to address 0×3F
The stack is contigured as a data structure which decrements from high to low memory Each time a new address is pushed onto the stack, the core decrements the stack pointer by wo. Each time an address is pulled from the stack, the core increments the stack pointer is by two At any given time. the stack pointer points to the next free location in the stack.
When a subroutine is called by a jump to subrcutine (JSR) instruction, the address of the instruction is automatically pushed onto the stack least significant byte first. When the
subroutine is timished. a return from subroutine (RET) instruction is executed. The RET instruction pulls the previously stacked return address from the stack and loads it into the program counter. Execution then continues at the recovered return address.

### 3.1.5 Status Register (SR)

The 8-bit Status register (SR) contans four condition code indicators ( $\mathrm{C}, \mathrm{H}, \mathrm{Z}$, and N ) , one interrupt masking bit ( G ), and an EEPROM write flag (R.) The condition codes are automatically updated by most instructions. (See Table 9.)

## Carry/Borrow (C)

The carry flag is set if the arithmetic logic unit (ALU) performs a carry or borrow during an arithmetic operation and by its dedicated instructions. The rotate instruction operates with and through the carry bit to tacilitate multiple-word shitt operations The LDC and INVC instructions tacilitate direct bit manipulation using the carry flag.

## Half Carry ( H )

The haff carry flag indicates whether an overilow has taken place on the boundary between the iwo nubbles in the accumu lator. It is primarily used for Binary Coded Decimal (BCD) arithmetic calculation.

## Zero (Z)

The zero flag is set if the result of an arithmettc, logic, or data manipulation operation is zero. Otherwise, it is cleared

## Negative (N)

The negative flag is set if the MSB of the result irom an arthmetic. logic. or data manipulation operation is set to one Other wise, the flag is cleared. A result is said to be negative if its MSB is a one.

## Interrupt Mask (G)

The interrupl request mask (G) is a global mask that disables at maskable interrupt sources. If the G Bit is cleared, interrupts can become pending, but the operation of the core continues uninterrupted. However, if the G Bit is set an interrupt is recog nized. After any reset, the $G$ bit is cleared by default and can only be set by a software instruction. When an interrupt is recognized, the G bit is cleared after the PC is stacked and the interrupt vector is fetched. Once the interrupt is serviced, a
return from interrupt instruction is normally executed to restore the $P C$ to the value that was present before the interrupt occurred. The G bit is the resel to one after a return from interrupt is executed. Although the G bit can be set within an interrupt service routine, "nesting" interrupts in this way should only be done when there is a clear understanding of latency and of the arbitration mechanism.

### 3.2 Interrupt handling

When an interrupt is recognized the current instruction completes its execution. The return address (the current value in the program counter) is pushed onto the stack and execution continues at the address specitied by the unique interrupt vector (see Table 10.). This process takes five instruction cycles. At the end of the interrupt service routine, a return from interrupt (RETI) instruction is executed The RETI instruction causes the saved address to be pulied off the stack in teverse order. The G bit is set and instruction execution resumes at the return address.
The ACEX microcontroller is capable of supporting four interupts. Three are maskable through the $G$ bit of the $S R$ and the tourth (sottware interrupt) is not inhibited by the G bit (Figure 13.) The software interrupt is generated by the execution of the INTR instruction. Once the INTR instruction is executed the ACEx core will interrupt whether the G bit is set or not. The NTR interrupt is executed in the same manner as the other maskable interrupls where the program courter register is racked and the $G$ bit is cleared This means, it the $G$ hit was tacked he Git was nabled prior to the sonware interrupt the AET instruction must e used to return from interrupt in order to restore the $G$ bit to its previous state. However, if the $G$ bit was not enabled prior to the soltware interrupt the RET instruction must be used.
In case of multiple interrupts occurring at the same time. the ACEx microcontroller core has prioritized the intertupts The interrupt priority sequence in shown in Table 7

Table 7: Interrupt Priority Sequence


Figure 13. Basic Interrupt Structure


### 3.3 Addressing Modes

The ACEx microcontroller has seven addressing modes indexed, indirect, direct, immediate, absolute jump, and relative jump.

## Indexed

The instruction allows an 8 -bit unsigned offset value to be added to the 11-1 SBs of the X-pointer vielding a now effective address This mode can be used gram memory space.

## Indirect

The instruction allows the $X$-pointer to address any location within the data memory space.

## Direct

The instruction contains an 8 -bit address field that directly points to the dala memory space as an operand.

## immediate

The instruction contains an 8 -bit immediate field as an operand

## Inherent

This instruction has no operands associated with it.

## Absolute

The instruction contains an 11 -bit address that directly points to a location in the program memory space. There are two operands associated with this addressing mode. Each operand con tains a byte of an address. This mode is used only for the long jump (JMP) and JSR instructions.

## Relative

This mode is used for the short jump (JP) instructions where the operand is a value relative to the current PC address. With this instruction, soltware is limited to the number of bytes it can jump -31 or +32

Table 8. Instruction Addressing Modes

| Instruction | Immediate |  |  |  |  | Indexed | Indirect | Inh | ent | Relative | Absolute |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC <br> ADD <br> AND <br> OR <br> SUBC <br> XOR |  | A. $\#$ A. $\#$ A. A A $\#$ A, $\#$ A, $\#$ |  |  |  | A. [H. X] <br> A. $[H, X]$ <br> A. $[A, X]$ <br> A. $[\#, X]$ <br> A. $[A, X]$ <br> $A,[H, X]$ | A. $[\mathrm{X}]$ <br> A. $[\mathrm{X}]$ <br> A. $[\mathrm{X}]$ <br> $\mathrm{A}_{1}[\mathrm{X}]$ <br> A, $[\mathrm{X}]$ <br> A. $[\mathrm{X}]$ |  |  |  |  |
| $\begin{array}{\|l} \hline \text { CLR } \\ \text { INC } \\ \text { DEC } \end{array}$ |  |  |  |  |  |  |  | A A A | X X X |  |  |
| IFEQ <br> IFGT <br> IFNE <br> IFLT | $\begin{aligned} & A_{1} \# \\ & A_{1} \# \\ & A_{1} \# \end{aligned}$ | $\begin{aligned} & X_{1} \# \\ & X_{H}, \\ & X_{1}, \\ & X_{1} \# \end{aligned}$ | $\begin{aligned} & \mathrm{M}, \# \\ & \mathrm{M}, \# \end{aligned}$ |  |  |  | $\begin{aligned} & \text { A. }_{1}[X] \\ & \text { A }_{1}[X] \\ & \text { A. }^{2}[X] \end{aligned}$ |  |  |  |  |
| SC RC IFC IFNC INVC LDC STC |  |  |  |  |  |  |  |  |  |  |  |
| RLC RRC |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \text { LD } \\ \text { ST } \end{array}$ | A, \# | M, \# | X | A. M A, M | M, M | $\begin{aligned} & A_{1}[H, X] \\ & A_{1}[\#, X] \end{aligned}$ | $\begin{aligned} & \mathrm{A}_{1}[\mathrm{X}] \\ & \mathrm{A}_{1}[\mathrm{X}] \end{aligned}$ |  |  |  |  |
| NOP |  |  |  |  |  |  |  |  |  |  |  |
| IFBIT |  | \#, A |  |  |  |  | [\#, X] |  |  |  |  |
| IFNBIT SBIT R8IT |  | \#, A |  |  |  |  | $\begin{aligned} & {[\#, X]} \\ & {[\#, X]} \\ & {[\#, X]} \end{aligned}$ |  |  |  |  |
| JP <br> JSR <br> JMP <br> RET <br> RETI <br> INTR |  |  |  |  |  | $\begin{aligned} & {[\#, X]} \\ & {[\#, X]} \end{aligned}$ |  |  |  | Rel | $\begin{aligned} & \mathrm{M} \\ & \mathrm{M} \end{aligned}$ |



### 3.4 Memory Map

All IV ports, peripheral registers, and core registers (except the accumulator and the program counter) are mapped into the memory space

Table 10. Memory Mapped Registers

| Address | Memory Space | Block | Contents |
| :---: | :---: | :---: | :---: |
| 0x00.0x3F | Data | SRAM | Data RAM |
| 0x40-0x7F | Data | EEPROM | Dala EEPROM |
| $0 \times 80-0 \times 9 \mathrm{~F}$ | Data | Reserved |  |
| OxAO | Data | HEC | HBCNTRL regisler |
| $0 \times 1$ | Dala | HBC | PSCALE register |
| $0 \times$ A2 | Data | HBC | HPATTERN register |
| $0 \times \mathrm{A} 3$ | Data | HBC | LPATTERN register |
| $0 \times \mathrm{A} 4$ | Data | HBC | BPSEL register |
| 0xA7 | Data | Timer 1 | T1RBLO register |
| $0 \times \mathrm{AB}$ | Data | Timer 1 | T1RBHI register |
| OxA9 | Data | HBC | DAT0 register |
| DXAA | Data | Timer 1 | T1RALO register |
| OXAB | Data | Timer 1 | T1RAHI register |
| OXAC | Data | Timert | TMR1LO register |
| $0 \times A D$ | Data | Timer 1 | TMR1HI reg̣ister |
| OXAE | Data | Timer 1 | T1CNTAL register |
| OXAF | Data | MWW | WKEDG register |
| $0 \times \mathrm{B} 0$ | Data | MIW | WKPND register |
| $0 \times \mathrm{B}+1$ | Data | MIW | WKEN register |
| $0 \times \mathrm{B} 2$ | Data | 10 | PORTGD register |
| $0 \times \mathrm{B} 3$ | Data | $1 / 0$ | PORTGC register |
| 0xB4 | Data | 10 | PORTGP register |
| $0 \times 85$ | Data | Timero | WDSVR register |
| $0 \times 86$ | Data | Timer0 | TOCNTRL register |
| $0 \times \mathrm{B} 7$ | Data | Clock | HALT mode register |
| 0xB8-0xBA | Data | Reserved |  |
| $0 \times \mathrm{BB}$ | Data | Init. Register | Initialization Register 1 |
| OXBC | Data | Int. Regisier | Initialization Register 2 |
| OxBC | Data | LBD | LBD register |
| $0 \times B E$ | Data | Core | XHI regıster |
| $0 \times B F$ | Data | Core | XLO register |
| $0 \times \mathrm{CO}$ | Data | Clock | Power Mode Clear (PMC) Register |
| OxCE | Data | Core | SP register |
| OXCF | Data | Core | Status registe: (SR) |
| OXDO-OXFF | Data | Reserved |  |
| 0x800-0xFF5 | Program | EEPROM | Code EEPROM |
| 0xFF6-0xFF7 | Program | Core | Timero Interrupt vector |
| OXFF8.0xFF9 | Program | Core | Timer 1 Interrupt vector |
| OXFFA-0xFF3 | Program | Core | MIW Interrupt vector |
| OXFFC - DXFFD | Program | Core | Soft Interrupt vector |
| OxFFE - OxFFF | Program | Reserved |  |

### 3.5 Memory

The ACEx microcontroller has 64 bytes of SRAM and 64 bytes of EEPROM available for data storage. The device also has 2 K bytes of EEPROM for program storage. Sotware can read and write to SRAM and data EEPROM but can only read from the code EEPROM. While in normal mode, the code EEPROM Is protected from any writes. The code EEPROM can only be rewritten when the device is in program mode and if the write disable (WDIS) bit of the initialization register is not set to 1.

While in normal mode, the user can write to the data EEPFOM array by 1) polling the ready (R) flag of the SR then 2) executing the appropriate instruction. If the $R$ flag is 1 , the data EEPROM block is ready to perform the next write. If the R flag is $0_{1}$ the data EEPROM is busy. The data EEPROM array will reset the R flag after the completion of a write cycle. Attempts to
read, wrie. or enter HALTIDLE mode white the data EEPROM is busy ( $R=0$ ) can affect the current data being written.

### 3.6 Initialization Registers

The ACEx microcontroller has two 8 -bit wide initialization registers. These registers are read from the memory space on power-up to initialize certain on-chip peripherals. Figure 14 provides a detailed description of Initiaization Register 1. The Initialization Register 2 is used to trim the internal oscillator to its appropriate frequency. This register is pre-programmed in the factory to yield an internal instruction clock of 1 MHz .
The Initialization Registers 1 and 2 can be read from and written to during programming mode. However. re-trimming the internal oscillator (writing to the Initialization Register 2) once it has left the factory is discouraged.

Figure 14. Initialization Register 1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMODE[0] | CMODE[1] | WDEN | BOREN | LDBEN | UBD | WDIS | RDIS |

(0) RDIS

If set, disables attempts to read the contents from the memory while in programming mode. Once this bit is set, it is no longer possible to unset this option even though the write disable option is not enabled.
(1) WDIS If set, disables attempts to write new contents to the memory while in programming mode
(2) UBD

If set, the device will not allow any writes to occur in the upper block of data EEPROM (0x60-0x7F)
(3) LBDEN

If set, the Low Battery Detection circuit is enabled
(4) BOREN If set, allows a BOR to occur if Vcc falls below the voltage reference leve
(5) WDEN

If set, enables the on-chip processor watchdog circuit
(6) CMODE[1]

Clock mode select bit 1 (See Table 16)
(7) CMODE[0]

Clock mode select bit 0 (See Table 16)

## 4. Timer 1

Timer 1 is a versatile 16 -bit timer that can operate in one of four modes:

- Pulse Width Modulation (PWM) mode, which generates pulses of a specified width and duty cycle
- External Event Counter mode, which counts occurrences of an external event
- Standard Input Capture mode, which measures the elapsed time between occurrences of external events
- Difference Input Capture mode, which automatically measures the difference between edges.
Timer 1 contains a 16 -bit timer/counter register (TMA1) a 16 -bit auto-reload/capture register (T1RA), a secondary 16 -bit autoreload register (T1RB), and an 8 -bit control register (T1CNTRL). All register are memory-mapped for simple access through the core with both the 16 -bit registers organized as a pair of 8 -bit register bytes \{TMR1HI, TMR1LO\}. \{T1RAHI, T1RALO\}, and (T1RBHI, T1RBLO\}. Depending on the operating mode, the timer contains an external input or output ( $\mathrm{T}_{1}$ ) that is multiplexed with the I/O pin G2. By default, the TMR1 is reset to $0 \times F F F F$, T1RAT1RB is reset to $0 \times 0000$, and T1CNTRL is rese to $0 \times 00$.

The timer can be started or stopped through the T1CNTRL regster bit T1C0. When running, the timer counts down (decrements) every clock cycle. Depending on the operating mode, the timer's clock is either the instruction clock or a transition on the T1 input. In addition occurrences of timer underflow (transilions from $0 \times 0000$ to $0 x F F F F$ /T 1RAT1RB value) can either generate an interrupt and/or toggle the T1 output pin.

Timer 1's interrupt (TMRI1) can be enabled by interrupt enable T1EN) bit in the TICNTRL register. When the timer interrupt is enabled, depending on the operating mode, the source of the interrupt is a timer underflow and/or a timer capture.

### 4.1 Timer control bits

Reading and writing to the T1CNTRL register controls the timer's operation. By writing to the control bits, the user can enable or disable the timer interrupts, set the mode of operation, and start or stop the timer. The T1CNTRL tegister bits are described in Table 11 and Table 12.

Table 11. Timer 1 Control Register (T1CNTRL)

| T1CNTRL Register | Bit Name | Function |
| :---: | :---: | :---: |
| Bit 7 | TIC3 | Timer TIMER 1 contral bit 3 (see Table 12) |
| Bit 5 | T1C2 | Timer TIMERt control bit 2 (see Table 12) |
| Bit 5 | TiC1 | Timer TIMER1 control bit 1 (see Tabie 12) |
| Bit 4 | T1C0 | Timer TIMER1 run: $1=$ Start timer, $0=$ Stop timer: or Timer TIMER1 underflow interrrupt pending flag in input capture mode |
| Bit 3 | T1PND | Timert interrupt pending flag: $1=$ Timer 1 interrupt Pending. $0=$ Timer 1 interrupt not pending |
| Bit 2 | T1EN | Timer 1 interrupt enable bit: $1=$ Timer 1 interrupt enabled. $0=$ Timer 1 interrupt disabled |
| Bit 1 | M1S1 | Capture type $0=$ Pulse capture, $1=$ Cycle capture (see Table 12) |
| Bit 0 | T1RBEN | PWM Mode: $0=$ Timer 1 reload on T1RA $1=$ TIMER1 teload on T1RA and T1RB (always starting with T1RA) |

Table 12. Timer 1 Operating Modes

| $\begin{aligned} & \text { T1 } \\ & \text { C3 } \end{aligned}$ | $\begin{aligned} & \mathrm{T} 1 \\ & \mathrm{C} 2 \end{aligned}$ | $\begin{aligned} & \mathrm{T} 1 \\ & \mathrm{C} 1 \end{aligned}$ | $\begin{gathered} \mathbf{M 4} \\ \text { S1 } \end{gathered}$ | $\begin{aligned} & \text { T1 } \\ & \text { RB } \end{aligned}$ | Timer Mode Source | Interrupt | Timer Counts-on |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\times$ | X | MODE 2 | TIMER1 Underflow | TI Pos. Edge |
| 0 | 0 | 1 | $x$ | X | MODE 2 | TIMER1 Underflow | T1 Neg. Edge |
| 1 | 0 | 1 | $x$ | 0 | MODE 1 T1 Toggle | Autoreload T1RA | Instruction Clock |
| 1 | 0 | 0 | $x$ | 0 | MODE 1 No T1 Toggle | Autoreload T1RA | Instruction Clock |
| 1 | 0 | 1 | K | 1 | MODE 1 T1 Toggle | Autoreload T1RA/1RB | Instruction Clock |
| 1 | 0 | 0 | X | 1 | MODE 1 No T1 Toggle | Autoreload T1RA/T1RB | Instruction Clock |
| 0 | 1 | 0 | $x$ | X | MODE 3 Captures: <br> Ti Pos Edge | Pos. T1 Edge | instruction Clock |
| 0 | 1 | 1 | x | $\times$ | MODE 3 Captures: TI Neg Edge | Neg. T1 Edge | Instruction Clock |
| 1 | 1 | 0 | 0 | x | MODE 4 | Pos. to Neg. | Instruction Clock |
| 1 | 1 | 0 | 1 | X | MODE 4 | Pos. to Pos. | Instruction Clock |
| 1 | 1 | 1 | 0 | X | MODE 4 | Neg to Pos. | Instruction Clock |
| 1 | 1 | 1 | 1 | X | MODE 4 | Neg. to Neg. | Instruction Clock |

### 4.2 Mode 1: Pulse Width Modulation (PWM) Mode

In the PWM mode, the timer counts down at the instruction clock rate. When an underflow occurs, the timer register is reloaded from T1RAT1RB and the count down proceeds from the loaded value. At every underifow, a pending flag (T1PND) tocated in the T1CNTRL register is set Software must then located in the T1CNTRL register is set. Software must then clear the TIPND flag and load the TIRANT1RB register with an alternate PWM value (if desired.) In addition, the timer can be configured to toggle the T 1 output bit upon underflow. Configur ing the timer to toggle $T 1$ results in the generation of a signal outputted irom port G2 with the width and duty cycle controlied
by the values stored in the T1RA/T1RB. A block diagram of the by the values stored in the T1RA/T1RB. A block diagram of the timer's PWM mode of operation is shown in Figure 15.
The PWM timer can be configured to use the T1RA register only for auto-reloading the timer registers or can be configured to use both T1RA and T1RE alternately. If the T1RBEN bit of the T1CNTRL register is 0 . the PWM timer will reload using only T1RA ignoring any value store in the T1RB register. However. if the T1RBEN bit is 1 the PWM timer will be reloaded using both
the T1RA and TiRB registers. A hardware select logic is implemented to select between T1RA and T1RB alternately. always starting with TiRA, every timer underlows to auto-reload the timer registers. This feature is useful when a signal with variable duty cycle needs to be generated without software intervention. The timer has one interrupt (TMRI1) that is maskable through the T1EN bit of the T1CNTRL register. However, the core is only interrupted it the T1EN bit and the G (Global Interrupt enable) bit of the SR is set. If interrupts are enabled. the timer will generate an interrupt each time T TPND tlags is set (whenever the timer underflows provided that the pending flag was cleared.) The interrupt service routine is responsible for proper handling of the T1PNO flag and the T1EN bit.
The interrupt will be synchronous with every rising and falling edge of the T1 output signal. Generating interrupts only on rising or falling edges of $T 1$ is achievable through appropriate handiling of the T1EN bit or T1PND flag through software.

The following steps show how to properly contigure Times 1 to operate in the PWM mode. For this example, the T1 output signal is toggled with every timer underlow and the "high" and "low" times for the T1 output can be set to different values. The T1 output signai can start out ether high or low depending on the contiguration of G2; the instructions below are tor starting with the T1 output high. Follow the instructions in parentheses to stan the $T 1$ output low

1. Configure $\mathbf{T} 1$ as an output by setting bit 2 of PORTGC - SBIT 2. PORTGC ; Configure G2 as an output
2. Initialize T1 to 1 (or 0 ) by setting (or clearng) bit 2 of PORTGD.

- SBIT 2. PORTGD : Set G2 high

3. Load the initial PWM high (low) time int: the imer register.

- LD TMR1LO, \#6FH ; High (Low) for 1.397 ms ( 1 MHz clock)
- LD TMR1HI, $\# 05 \mathrm{H}$

4. Load the PWM low (highi time into the T1RA register

LD T1RALO \#2FH ; Low (High) for 303 ms (1 MHz clock)

- LO TIRAHI, \#O1H

5. Write the appropriate control value to the T1CNTRL register to select PWM mode with T1 toggle. to clear the enable bit and pending tiag. and to slart the timer (See Table 11 and Table 12)

- LO T1CNTRL \#OBOH : Setting the TtC0 bit starts the timer

6. After every underflow, load T1RA with atternate values If the user wishes to generate an interrupt on a TI outpul transithon. reset the pending flags and then enable the interrupt using T1EN. The G bit must also be set. The interrupt service routine must reset the pending flag and perform whatever processing is desired.

- RBIT TIPND, T1CNTRL : TIPND equals 3
- LD T1RALO, \#6FH ; High (Low) for 1.391 ms ( 1 MHz clock)
- LD T1RAHI. \#05H

Figure 15. Pulse Width Modulation Mode

4.3 Mode 2: External Event Counter Mode

The External Event Counter mode operates similarly to the PWM mode however, the timer is not clocked by the instruction clock but by transitions of the T 1 input signal. The edge is selectable through the T1C1 bit of the T1CNTRL register. A block diagram of the timer's External Event Counter mode of operation is shown in Figure 16.
The Tt input should be connected to an external device that generates a positive/negative-going pulse for each event By clocking the timer through T1. the number of positive/negative transitions can be counted therefore allowing sottware to capture the number of events that occur. The inpu: signal on T 1 must have a pulse width equal to or greater than one insiruction clock cycle.

The counter can be contigured to sense either positive-gong or negative-going transitions on the $T 1$ pin. The maximum fre. quency at which transitions can be sensed is one-hali the frequency of the instruction clock

As with the PWM mode, when the counter underflows the counter is reloaded from the T1RA register and the count down proceeds from the loaded value. At every underflow. a pending flag (TIPND) located in the FICNTRL register is set Software must then clear the T1PND tlag and can then load the T1RA register with an alternate value

The counter has one interrupt (TMR11) that is maskable through the T1EN bit of the T1CNTRL register. However, the core is only interrupted if the T1EN bit and the G (Global Interrupt enable) bit of the SR is set. If interrupts are enabled, the counter wdl generate an interrupt each time the T1PND tlag is set (whenever timer underilows provided that the pending tlag was cleared ) The interrupt service routine is responsible for proper handling of the T1PND flag and the T†EN bit.
The following steps show how to properly configure Tumer 1 to operate in the External Event Counter mode For this example the counter is clocked every falling edge of the $T 1$ input signal. Follow the instructions in parentheses to clock the counter every rising edge.

1. Configure T 1 as an inpul by cleanng bit 2 of $P O R T G C$. - RBIT 2. PORTGC : Configure G2 as an input

2 Intialize T1 to mput with pult-up by setting bit 2 of PORTGD. SBIT 2. PORTGD ; Set G2 high
3 Enable the global interrupt enable bit - SBIT 4. STATUS
4. Load the intial count into the TMRI and T1RA registers. When the number of external events is detected, the counter will reach zero: however, it will not undertow untul the next event is delected. To count $N$ pulses, load the value $N-1$ into the registers. If it is only necessary to count the number of occurrentes and no action needs to be taken at a particular count. load the value OxFFFF into the registers
LD TMR1LO, \#OFFH

- LD TMR1HI HOFFH
- LD TMR1HI, \#OFFH
- LD TiRALO. HOFFH
- LD T1RAHH, \#OFFH

5. Write the epproprate control value to the TICNTRL register to select External Event Counter mode, to clock every falling edge, to set the enable bit. to clear the pending flag, and to start the counter. (See Table 11 and Table 12) - LD T1CNTRL, \#34H (\#00h) ; Setting the T1C0 bit starts the timer
6. When the counter undertows. the interrupt service routine must clear the T1PND flag and take whatever action is required once the number of events occurs. If the software wishes to merely count the number of events and the anticipated number may exceed 65,536 , the interrupt service routine should record the number of underiows by incre menting a counter in memory. Software can then calculate the correct event count

- RBIT T1PND, TtCNTRL ; TIPND equals 3

Figure 16. External Event Counter Mode


### 4.4 Mode 3: Input Capture Mode

In the Input Capture mode, the timer is used to measure eiapsed time between edges of an input signal. Once the timer is configured for this mode, the timer starts counting down immediately at the instruction clock rate. The Timer 1 will then transfer the current value of the TMR1 register into the T1RA egister as soon as the selected edge of T1 is sensed. The input signal on T 1 must have a pulse width equal to or greater than one instruction clock cycie. At every T1RA capture, sottware can then store the values into RAM to calculate the elapsed time between edges on T1. At any given time (with proper consideration of the state of $T 1$ ) the timer can be configured to capture on positive-going or negative-going edges. A block diagram of the timer's Input Capture mode of operation is shown in Fig. ure 17.
The timer has one interrupt (TMRI1) that is maskable through the T1EN bit of the T1CNTRL register. However, the core is only interrupted it the TIEN bit and the G (Global Interrupt enabie) bit of the SR is set. The Input Capture mode contains two interrupt pending flags 1) the TMR1 register capture in T1RA (T1PND) and 2) timer underiow (T1C0). If interrupts are enabled, the timer will generate an interrupt each time a pending flag is set (provided that the pending flag was previously cleared.! The interrupt service routine is responsible for proper handling of the T1FND flag. T1C0 flag, and the T1EN bit.

For this operating mode, the T1C0 control bit serves as the timer underflow interrupt pending flag. The Timer 1 interrupt service routine must read both the T1PND and T1C0 tlags to determine the cause of the interrupt. A set T1C0 flag means that a timer underflow occurred whereas a set T1PND tlag means that a capture occurred in T1RA. It is possible that both flags will be found set. meaning that both events occurred at the same time. The interrupt service routine should take this possibility into consideration
Because the T1CO bit is used as the underflow interrupt pending flag. it is not availabie for use as a startstop bit as in the other modes.

The TMR1 register counts down continuously at the instruction clock rate starting from the time that the input capture mode is selected. (See Table 11 and Table 12) To stop the timer from running, you must change the mode to an alternate mode (PWM or External Event Counter) while resetting the T1C0 bit.

The input pins can be independently configured to sense posi-tive-going or negative-going transitions. The edge sensitivity of pin T 1 is controlled by bit $\mathrm{TiC1}$ as indicated in table 12.
The edge sensitivity of a pin can be changed without leaving the input capture mode even while the timer is running. This feature allows you to measure the width of a pulse received on an input pin.

For example, the $T 1$ pin can be programmed to be sensitive to a positive-going edge. When the positive edge is sensed, the TMR1 register contents is transferred to the T1RA register and a Timer 1 intertupt is generated. The Timer 1 interrupt service routine records the contents of the T1RA register, changes the edge sensitivity from positive to negative-going edge, and clears the T1PND flag. When the negative-going edge is sensed another Timer 1 interrupt is generated. The interrupt service another the T1RA register again. The difterenco betwoen routine reads the T1RA register again. The difference between the previous reading and the current reading reflects the elapsed time between the positive edge and negative edge of the T 1 inpul signal i .e. the width of the positive-going pulse.
Remember that the Timer 1 interrupt service routine must test the I1C0 and T1PND flags to determine the cause of the interrupt. If the T1CO flag caused the interrupt, the interrupt service routine should record the occurrence of an underflow by incrementing a counter in memory or by some other means. The software that calculates the elapsed time between captures should take into account the number of underflow that occurred when making its calculation.
The following steps show how to properly configure Timer 1 to operate in the input Capture mode.

1. Configure $T 1$ as an input by clearing bit 2 of PORTGC. RBIT 2, PORTGC ; Contigure G2 as an input
2. Initialize T 1 to input with pull-up by setting bit 2 of PORTGD. SBIT 2, PORTGD : Set G2 high
3. Enable the global interrupt enable bit. SBIT 4, STATUS
4. With the timer stopped, load the initial time into the TMR1 register itypratly the value is OxFFFF)
LD TMR1LO, \#OFFH
10 TMR1HI, \#OFFH
5. Write the appropriate control value to the T1CNTRL register to select Input Capture mode, to sense the appropriate edge, to set the enable bit, and to clear the pending flags. (See

## Table 11 and Table 12) <br> LD T1CNTRL. \#64H

T1C1 is the edge select bit
6. As soon as the input capture mode is enabled, the timer starts counting. When the selected edge is sensed on T1, the T1RA register is loaded and a Timer 1 interrupt is triggered.

Figure 17. Input Capture Mode


### 4.5 Mode 4: Difference Input Capture Mode

The Difference input Capture mode works similarly to the standard Input Capture mode. However, for the Difference Inpu: Capture the timer automatically captures the elapsed time between the selected edges without the core needing to perform the calculation.
For example. the standard input Capture mode requires that the timer be configured to capture a particular edge frising or falling) at which time the timer's value is copied into the capture register. If the elapsed time is required, software must move the captured data into RAM and reconfigure the Input Capture mode to capture on the next edge (rising or falling). Soltware musi then subtract the difference between the two edges to yield useful information.

The Difference Capture mode eliminates the need for software intervention and allows for capturing very short pulse or cycle widths. It can be contigured to capture the elapsed time between:

1. rising edge to talling edge
2. rising edge to rising edge
3. falling edge to rising edge
4. talling edge to talling edge

Once configured, the Difference Capture timer waits for the first selected edge. When the edge transition has occurred, the 16bit timer starts counting up based every instruction clock cycle. It will continue to count until the second selected edge transition occurs at which time the timer stops and stores the elapse tirne into the T1RA register.

Software can now read the difference between transitions directly without using any processor rescurces. However, like
the standard Inout Capture mode both the capture (T1PND) and the underflow (TICO) flags must be monitored and handed appropriately. This feature aliows the ACEx microcontroller to capture very small pulses where standard microcontrollers might have missed cycies due to the limited bandwidth.

Figure 18. Difference Capture Mode


## 5. Timer 0

Timer 0 is a 12 -bit free running ide timer. Upon power-up or any reset, the timer is reset to $0 \times 000$ and then counts up continu ously based on the instruction clock of 1 MHz (1 $\mu \mathrm{S}$ ). Software cannot read from or write to this timer. However, sotware can monitor the timer's pending (TOPND) bit that is set every 8192 cycles (initially 4096 cycles after a reset). The TOPND flag is se every other time the timer overtlows (transitions from OxFFF to $0 \times 000$ ) through a divide-by-2 circuit. After an overfow, the timer will reset and festart its counting sequence

Software can either poll the TOPND bit or vector to an interrupt subroutice In order to interrupt on a TOPND software must be sure to enable the Timer 0 interrupt enable (TOUNTEN) bit in the Timer 0 control (IOCNTAL) register and also make sure the $G$ bit is set in SR. Once the timer interrupt is serviced, sottware should reset the TOPND bit betore exiting the routine. Timer o supports the following functions:

1. Exiting from IDLE mode (See Section 16 for details.)
2. Start up delay from HALT mode
3. Watchdog pre-scalar (See Section 6 for delails.)

The TOINTEN bit is a read/write bit. If set to 0 , interrupt requests from the Timer 0 are igncred. If set to 1 , interrupt requests are accepted. Upon reset, the TOINTEN bit is reset to 0 .


The TOPND bit is a readrwrite bit. If $s \in 1$ to 1 , it indicates that a Timer 0 interrupt is pending. This bit is set by a Timer 0 overflow and is reset by software or system reset.
The WKINTEN bit is used in the Multi-input Wakeup/lnterrupt block. See Section 8 for details.

Figure 19. Timer 0 Control Register Definition (TOCNTRL)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WKINTEN | $x$ | $x$ | $x$ | $x$ | $x$ | TOPND | TOINTEN |

## 6. Watchdog

The watchdog timer is used to reset the device and sately recover in the rare event of a processor "runaway condition:" The 12 -bit Timer 0 is used as a pre-scalar for Watchdog timer The Watchdog timer must be serviced before every 61,440 cycles but no sooner than 4096 cycles since the last Watchdog reset. The Watchdog is serviced through software by writing the value 0x1B to the Watchdog Service (WDSVA) register (see Figure 20). The part resets automatically if the Watchdog is serviced too frequent, or not frequent enough.

The Watchdog timer must be enabled through the Watchdog enable bit (WDEN) in the intialization register. The WDEN bit
an only be set while the device is in programming mode. Once set, the Watchdog will always be powered-up enabled. Software cannot disable the Watchdog. The Watchdog timer can only be disabled in programming mode by resetting the WDEN bit as ong as the memory write protect (WDIS) teature is not enabled.

## WARNING

Ensure that the Watchdog timer has been serviced before entering IDLE mode because it remains operational during this enteri
time.

Figure 20. Watchdog Service Register (WDSVR)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |

## 7. Hardware Bit-Coder

The Hardware Bit-Coder is a dedicated hardware bit-encoding peripheral block, Hardware Bit-Coder (HBC), for IR/RF data transmission (see Figure 21.) The HBC is completely software programmable and can be configured to emulate various bitencoding formats. The sottware developer has the freedom to encode each bit of data into a desired pattern and output the encoded data at the desired frequency through either the G2 or G5 output (TX) ports.
The HBC contains six 8 -bit memory-mapped configuration registers PSCALE. HPATTERN, LPATTERN, BPSEL, HBCNTRL, and DATO. The registers are used to select the transmission frequency, store the data bit-encoding patterns, configure the data bit-pattern/frame lengths. and control the data transmission How.
To select the IRVRF transmission frequency, an B-bit divide constant must be writen into the IR/RF Pre-scalar (PSCALE) register. The IR/RF transmission frequency generator divides the 1 MHz instruction clock down by 4 and the PSCALE register is used to select the desired IR/RF frequency shift. Together, the transmission frequency range can be contigured between 976 Hz (PSCALE $=0 \times F F$ ) and 125 kHz (PSCALE = 0x01). Upon a reset, the PSCALE register is initialized to zero disabling the IR/RF transmission frequency generator. However, once the PSCALE register is programmed, the desired IR/RF frequency is maintained as long as the device is powered

Once the transmission frequency is selected, the data bitencoding patterns must be stored in the appropriate registers. The HBC contains two 8 -bit bit-encoding pattern registers. Highpattern (HPATTERN) and Low-pattern (LPATTERN). The encoding pattern stored in the HPATTERN register is transmitted when the data bit value to be encoded is a 1 . Similarly, the pattern stored in the LPATTERN register is transmitted when the data bit value to be encoded is a 0 . The HBC transmits each encoded pattern MSB first.

The number of bits transmitted from the HPATTERN and LPATTERN registers is software programmable through the Bit Period Configuration (BPSEL) register (see Figure 22). During the transmission of HPATTERN, the number of bits transmitted is contigured by BPH[2:0] (BPSEL[2:0]) while BPL[2:0] (BPSEL[5:3|) contigures the number of transmitted bits for the LPATTERN. The HBC ailows from 2 ( $0 \times 1$ ) to 8 ( $0 \times 7$ ) encoding
pattern bits to be transmitted from each register. Uoon a reset BPSEL is initially 0 disabling the HBC from transmitting pattern bits from either register.

The Data (DAT0) register is used to store up to 8 bits of data to be encoded and transmitted by the HBC. This data is shifted, bit by bit, MSB to LSB into a 1 -bit decision register. If the active bit shifted into the decision register is 1 , the pattern in the HPAT TERN register is shitted out of the output port. Similarty, if the active bit is 0 the pattern in the LPATTERN register is shifted out
The HBC control (HBCNTRL) register is used to contigure and control the data transmission. HBCNTRL is divided in 5 different controlling signal FRAME[2:0], IOSEL, TXBUSY, START, STOP, and OCFLAG (sse Figure 23 .)

FRAME[2:0] selects the number of bits of DAT0 to encode and transmit. The HBC allows from 2 ( $0 \times 1$ ) to 8 (0x7) DATO bits to be encoded and transmitted. Upon a reset, FRAME is initialized to zero disabling the DATO's decision register transmitting no data

The IOSEL signal selects the transmission to output (TX) through either port G2 or G5. If IOSEL is 1 . G5 is selected as the output port otherwise G2 is selected

The TXBUSY signal is read only and is used to inform software that a transmission is in progress. TXBUSY goes high when the encoded data begins to shitt out of the output port and will remains high during each consecutive DATO frame bit transmis sion (see Figure 25). The HBC will clear the TXBUSY signal when the last DATO encoded bit of the frame is transmitted and the STOP signal is 0 .

The START / STOP signal controls the encoding and transmis sion process for each data frame. When soltware sets the START / STOP bit the DAT0 frame transmission process begins. The START signal will remain high untit the beginning of the tast encoded DATO frame bit transmission. The HBC then clears the START / STOP bif allowing software to elect to either continue with a new DATO frame transmission or stop the transmission all together (see Figure 25). If TXBUSY is 0 when the START sig nal is enabled, a synchronization period occurs before any data is transmitted lasting the amount of time to transmit a 0 encoded bit (see Figure 24)

The OCFLAG signal is read only and goes high when the last encoded bit of the DAT0 trame is transmitting. The OCFLAG sIg nal is used to inform software that the DATO trame transmission operation is compleing (see Figure 25). If multiple DATO frames are to be transmitted consecutively, software should poll the OCFLAG signal for a 1 . Once OCFLAG is 1 , DATO musi be reload and the START / STOP bit must be restored to 1 in order to begin the new frame transmission without interruptions the synchronization period). Since OCFLAG remains high during the entre last encoded DATO frame bit transmission. software should wait for the HBC to clear the OCFLAG signal before polling tor the new OCFLAG high pulse If new data is not reloaded into DATO and the START signal (STOP is active) is not se: betore the OCFLAG is 0 , the transmission process will end (TXEUSY is cleared) and a new process will begin starting with the synchronization period.
Figure 24 and Figure 25 shows how the HBC performs its data encoding. In the example, two trames are encoded and trans mitted consecutively with the following bit encoding tormat specification:
1 Transmission frequency $=62.5 \mathrm{KHz}$
2. Data to be encoded $=0 \times 52,0 \times 92$ (all 8 -bits)
3. Each bit should be encoded as a 3 -bit binary value. $1=110 \mathrm{~b}$ and ${ }^{\prime} 0{ }^{\prime}=100 \mathrm{~b}$
4. Transmission output port : G2

To perform the data transmission. soltware must first initialize the PSCALE, BPSEL. HPATTERN. LPATTERN and DATO registers with the appropriate values.

LD PSCALE, ${ }^{403 H}$
LD BPSEL. \#O12H
LD HPATTERN, HOCOH
LD LPATTERN, H 090 H
LD DATO. $\# 052 \mathrm{H}$
LPATTERN $=0 \times 90$
Once the basic registers are intialized. the HBC can be started. (At the same time, software must set the number of data bits per data frame and select the desired output port.)
LD HBCNTRL. $\# 27 \mathrm{H} \quad$ START $/ \mathrm{STOP}=1$, $\operatorname{FRAME}=7$, IOSEL $=0$

Atter the HBC has started. software must then poll the OCFLAG for a high pulse and restore the DAT0 register and the START signal to continue with the next data transmission

LOOP Hi
IFBIT OCFLAG. HBCNTRL : Wait for OCFLAG $=1$
JP NXT FRAME
JP LOOP HI
NXT FRAME:
LD DATO. $4092 \mathrm{H} \quad:$ DATO $=0 \times 92$
SBIT START. HBCNTRL : START /STOP $=1$
It software is to proceed with another data transmission the OCFLAG must be zero betore polling tor the next OCFLAG high pulse. However, since the specification in the example requires no other data transmission soltware can proceed as desired. LOOP LO:

| IFBIT OCFLAG. HBCNTRL | ; Wait for OCFLAG =0 |
| :--- | :--- |
| JF LOOP LO | iProgram proceeds |
| Etc |  |
|  |  |

Figure 21. Hardware Bit-coder (HBC) Block Diagram


Figure 22. Bit Period Configuration (BPSEL) Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{BPL}[2: 0]$ |  |  | $\mathrm{BPH}[2: 0]$ |  |  |

Figure 23. HBC Control (HBCNTRL) Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCFLAG | OSEL | START / STOF | TXBUSY | 0 |  | FRAME $[2: 0]$ |  |

Figure 24. HBC signals for one byte message in PWM format


Figure 25. Sending series of encoded messages


## 8. Multi-Input Wakeup/Interrupt Block

The Multi-mput Wakeup (MIWy/nterrupt contains three memory-mapped registers associated with this circuit: WKEDG (Wakeup Edge). WKEN (Wakeup Enable), and WKPND (Wakeup Pending). Each register has 8-bits with each bit corresponding to an input pins as shown in Figure 27. All three registers are initialized to zero upon reset.
The WKEDG register establishes the edge sensitivity for each of the wake-up input pir: either positive going-edge (0) or negative-going edge (1)
The WKEN register enables (1) or disables (0) each of the port pins for the Wakeup/Interrupt function. The wakeup l/Os used for the Wakeup/Interrupt function must also be configured as an input pin in its associated port configuration register. However, an interrupt of the core will not occur unless interrupts are enabled for the block via bil 7 of the TOCNTRL register (see Figure 19) and the $G$ (global interrupt enabie) bit of the SR is set.
The WKPND register contains the pending flags corresponding to each of the port pins it for wakeup/interfupt pending. 0 for wakeup/interrupt not pending). If an $1 / O$ is not selected to become a wakeup input, the pending flag will not be generated
To use the Multi-Input Wakeup/Interrupt circuit, perform the steps listed below making sure the MIW edge is selected before enabling the VO to be used as a wakeup input thus preventing false pending flag generation. This same procedure should be used following any type of resel because the wakeup inputs are left toating after resets resulting in unknown data on the port inputs

1. Clear the WKEN register.

CLR WKEN
2. Clear the WKPND register to cancel any pending bits - CLR WKPND
3. It necessary, write to the port configuration register to select the desired port pins to be contigured as inputs.
RBIT 4, PORTGC: G4
4. If necessary, write to the port data register to select the desired port pins input state.
SBIT 4, PORTGD ; Pull-up
5. Write the WKEDG register to select the desired type of edge sennsitivity for each of the pins used.

- LD WKEDG. WOFFH : All negative-going edges

6. Set the WKEN bits associated with the pins to be used thus enabling those pins for the Wakeup'Interrupt function -LD WKEN, 110 H ; Enabling G4

Once the Multi-Input Wakeupilnterrupt function has been configured, a transition sensed on any of the I/O pins will set the corresponding bit in the WKPND register. The WKPND bits, where the corresponding enable (WKEN) bits are set, will bring the device out of the HALT mode and can also trigger an interrupt if interrupts are enabled. The interrupt service routine can read the WKPND register to determine which pin sensed the interrupt.
The interrupt service routine or other software should clear the pending bit The device will not enter HALT mode as long as a WKPND pending bit is pending and enabled. The user has the responsibility of clearing the pending flags before attempting to enter the HALT mode.
Upon reset, the WKEDG register is configured to select posi-tive-going edge sensitivity for all wakeup inputs. If the uset wishes to change the edge sensitivity of a port pin. use the foltowing procedure to avoid fatse triggering of a Wakeup/nterrupt condition.

1. Clear the WKEN bit associated with the pin to disable that pin.
2. Clear the WKPND bit associated with the pin.
3. Write the WKEDG register to select the new type of edge sensitivity for the pin.
4. Set the WKEN bit associated with the pin to re-enable it.

PORTG provides the user with three fully selectable, edge sensitive interrupts that are all vectored into the same service subroutine. The interrupt from PORTG shares logic with the wakeup circuitry. The WKEN register allows interrupts from PORTG to be individually enabled or disabled. The WKEDG register specifies the trigger condition to be either a positive or a negative edge. The WKPND register latches in the pending trigger conditions.
Since PORTG is also used for exiting the device from the HALT mode, the user can elect to exit the HALT mode either with or without the interrupt enabled. If the user elects to disable the witerrupt, then the device restarts execution from the point at which it was stopped (first instruction cycle of the instruction fol lowing HALT mode entrance instruction). In the other case, the device finishes the instruction that was being executed when the part was stopped and then branches to the interrupt service routine. The device then reverts to normal operation

Figure 26. Mult|-input Wakeup (MIW) Register bit assignments

| WKEDG, WKEN, WKPND |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| ${ }^{9}$ G7 | ${ }^{9}$ G6 | G5 | G4 | G3 | G2 | G1 | G0 |

9. Availabte only on the m-pin packeage option

Figure 27. Multi-input Wakeup (MIW) Block Diagram


10 WKINTEN BIT OO TOCNTAL

## 9. I/O Port

The eight I/O pins (six on 8 -pin package option) are bidirectional (see Figure 28). The bi-directional $1 / O$ pins can be individually configured by sotiware to operate as high impedance inputs, as inputs with weak pulliup, or as pust-pull outputs. The operating state is determined by the contents of outputs. The operating state is determined by the contents of
the corresponding bits in the data and configuration registers. the corresponding bits in the data and configuration registers.
Each bi-directional $I / O$ pin can be used for general purpose $/ / O$, Each bi-ditectional l/O pin can be used for general purpose l/O,
or in some cases, for a specific alternate function determined by or in some cases, for a
the on-chip hardware.
Figure 28. PORTGD Logic Diagram


## 9.1 //O registers

The I/O pins (GO-G7) have three memory-mapped port regisers associated with the $1 / 0$ circuitry: a port contiguration register (PORTGC), a port data register (PORTGD), and a port input register (PORTGP). PORTGC is used to contigure the pins as inputs or outputs. A pin may be configured as an input by writing a 0 or as an output by writing a 1 to its corresponding POATGC bit. It a pin is configured as an output. its PORTGD bit represents the state of the pin ( $1=$ logic high, $0=$ logic low $)$. If the pin is contigured as an input, its PORTGD bit selects whether the pin is a weak pull-up or a high-impedance input. Table 13 propin is a weak pull-up or a high-impedance input. Table 13 provides details of the port contiguration options. The port configu-
ration and data registers can both be read from or written to. ration and data registers can both be read from or written to.
Reading PORTGP returns the value of the port pins regardless Reading PORTGP returns the value of the port pins regardless
of how the pins are configured. Since this device supports MIW, PORTG inputs have Schmitt triggers.

Figure 29. I/O Register bit assignments

| PORTGC, PORTGD, PORTGD |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| ${ }^{11} G 7$ | ${ }^{11} G 6$ | G5 | G4 | ${ }^{12} G 3$ | $G 2$ | G1 | G0 |

11 Avalatele only on the 14.pri package opilion
12.63 atter reset is an inpul with weak pull up

Table 13. I/O configuration options

| Configuration Bit | Data Bit | Port Pin Configuration |
| :---: | :---: | :--- |
| 0 | 0 | High-impedence input (TRI-STATE input) |
| 0 | 1 | Input with pull-up (weak one inpui) |
| 1 | 0 | Push-pull zero output |
| 1 | 1 | Push-pull one output |

## 10. In-circuit Programming Specification

The ACEx microcontroller supports in-circuit progtamming of the internal data EEPROM, code EEPROM, and the initialization registers.
In order to enter into program mode a 10 -bit opcode ( $0 \times 34 \mathrm{~B}$ ) must be shitted into the ACE1502 while the device is executing the internal power on reset ( $T_{R E S E T}$ ). The shitting protocol follows the same timing rules as the programming protocol detined in Figure 30.
The opcode is shifted into the ACE 1502 serially, MSB first, with the data being valid by the rising edge of the clock. Once the pattern is shifted into the devico. the current 10-bit pathern is matched to protocol entrance opcode of $0 \times 34 \mathrm{~B}$. If the 10 -bit pattern is a match, the device will enable the internal program mode flag so that the device will enter into program mode once reset has completed (see Figure 30).
The opcode must be shifted in atter Vcc settles to the nominal tevel and shoutd end betore the power on reset sequence ( $\mathrm{T}_{\text {resect }}$ ) completes; otherwise, the device will start normal execution of the program code. If the external reset is applied by bringing the reset pin low, once the reset pin is release the opcode may now be shifted in and again should end before the reset sequence completes.

### 10.3 Programming Protocol

After placing the device in program, the programming protocol and commands may be issued.
An externally controlled tour-wire interface consisting of a LOAD control pin (G3), a seriai data SHIFT-IN input pin (G4), a serial data SHIFT-OUT output pin (G2). and a CLOCK pin (G1) is used to access the on-chip memory locations. Communication between the ACEx microcontroler and the external programme is made through a 32 -bit command and response word described in Table 14. Be sure to either float or tie G5 to Vcc for proper programming functionality.
The serial data timing for the four-wire interface is shown in Figwre 31 and the programming protocol is shown in Figure 30 .

### 10.3.1 Write Sequence

The external programmer brings the ACEx microcontroller into programming then needs to set the LOAD pin to Voc before shitting in the 32 -bit serial command word using the SHIFT. IN and CLOCK signals. By definition, bit 31 of the command word is shifted in first. At the same time, the ACEx microcontroller shifts out the 32 -bit serial response to the last command on the

SHIFT OUT pin. It is recommended that the external programmer samples this signal 1 access ( 500 ns ) atter the rising edge of the CLOCK signal. The serial response word, sent immediately after entering programming mode, contains indeterminate data.
After 32 bits have been shited into the device. the external programmer must set the LOAD signal to OV, and then apply two clock pulses as shown in Figure 30 to complete program cycle.
The SHIFT OUT pin acts as the handshaking signal between the device and programming hardware once the LOAD signal is brought low. The device sets SHIFT_OUT low by the time the programmer has sent the second rising edge during the LOAD $=0 \mathrm{~V}$ phase (if the timing specifications in Figure 30 are obeyed).
The device will set the R bit of the Status register when the write operation has completed. The external programmer must wait for the SHIFT_OUT pin to go high before bringing the LOAD signal to Vcc to initiate a normal command cycle.

### 10.3.2 Read Sequence

When reading the device after a write, the external programmer must set the LOAD signal to Vcc before it sends the new command word. Next, the 32 -bit serial command word (for during a READ) should be shifted into the device using the SHIFT IN and the CLOCK signals while the data from the previous command is serially shiffed out on the SHIFT_OUT pin. After the Read command has been shifted into the device, the external programmer must. once again, set the LOAD signal to 0 V and apply two clock pulses as shown in Figure 30 to complete READ cycle. Data from the selected memory location, will be atched into the lower 8 bits of the command word shortly after the second rising edge of the CLOCK signal
Writing a series of bytes to the device is achieved by sending a series of Write command words while observing the devices handshaking requirements.
Reading a series of bytes from the device is achieved by sending a series of Read command words with the desired addresses in sequence and reading the following response words to verify the correct address and data contents.
The addresses of the data EEPROM and code EEPROM ocations are the same as those used in normal operation.

Powering down the device will cause the part to exit programming mode.

| Bit Number | Input Command Word | Output Response Word |
| :--- | :--- | :--- |
| bits $31-30$ | Must be set to 0 | $X$ |
| bit 29 | Set to 1 to read write data EEPROM, or the initialization <br> registers, otherwise 0 | $x$ |
| bit 28 | Set to 1 to read/write code EEPROM, otherwise 0 | $X$ |
| bits $27-25$ | Must be set to 0 | $X$ |
| bit 24 | Set to 1 to read, 0 to write | $X$ |
| bits $23-19$ | Must be set to 0 | $X$ |
| bits $18-8$ | Address of the byte to be read or written | Same as Input command word |
| bits $7-0$ | Data to be programmed or zero if data is to be read | Programmed data or data read at specified address |

Figure 30. Programming Protocol ${ }^{13}$


Figure 31. Serial Data Timing


## 11. Brown-out/Low Battery Detect Circuit

The Brown-out Reset (BOR) and Low Battery Detect (LBD)
circlits on the ACEx microcontroller have been designed to
offer two types of voltage reference comparators. The sections
below will describe the functionality of both circuits
Figure 32. BOR/LBD Block Diagram


### 11.1 Brown-out Reset

The Brown-out Reset (BOR) function is used to hold the device in reset when Vec drops below a fixed threshold (1.83V) While in reset, the device is held in its initial condition until Voc rises above the threshold value. Shortly after vcc rises above the threshold value, an internal reset sequence is started. Atter the reset sequence, the core fetches the first instruction and starts normal operation.
The BOR should be used in situations when vec rises and talls slowly and in situations when vcc does not fall to zero before rising back to operating range. The Brown-out Reset can be thought of as a supplement function to the Fower.on Reset if
Figure 33. BOR and POR Circuit Relationship Diagram


### 11.2 Low Battery Detect

The Low Battery Deteci (LBD) circuit allows software to monitor the Voc level at the lower voltage ranges. LBD has a 32 -level software programmable voltage reference threshold that can be changed on the fly, Once voc talls below the selected threshold, the LBD flag in the LBD control register is sei. The LBD flag will hold its value until Vcc rises above the itheshold. (See Table 15) The LBD bit is read only. If LBD is 0 , it indicates that the Vcc level is higher than the selected threshold. If LBD is 1 , it indicates that the Vcc level is below the selecied threshold. The threshold level can be adjusted up to eight levels using the three trim bits (BL: $44: 0]$ ) of the LBD control register. The LBD flag coes not cause any hardware actions or an interruption of the processor. It is tor software monitoring only.
The VSEL bit of the LBD control register can be used to select an external voltage source rather than Vcc. If VSEL is 1 , the voltage source for the LBD comparator will be an input voltage provided through G4. If VSEL is D , the voltage source will be voc.
The LBD circuit must be enabled through the LBD enable bit (LBDEN) in the initialization register. The LBDEN bit can oniy be sel while the device is in programming mode. Once set, the LBD will always be powered-up enabled. Sofware cannot disable the LBD. The LBD can only be disabled in programming mode by

Vcc does not fall below -1.5 V . The Power-on Reset circuit work best when voc slarts from zero and rises sharply. In applica tions where Vcc is not constant, the BOR will give added device slablity.
The BOR circuit must be enabled through the BOR enable bit (BOREN) in the initialization register. The BOREN bit can only be sot while the device is in programming mode. Once set. the BOR will always be powered-up enabled. Software cannot dis able the BOR. The BOR can only be disabled in programming mode by resetting the BOREN bil as long as the global write protect (WDIS) teature is not enabled
as ine global wite protect (WDIS) feature is not enabled
The LBD circuit is disabled during HALT:IDLE mode. After exit ing HALTIDLE. sotware must wait at lease $10 \mu s$ betore read ing the LBD bit to ensure that the internal circuit has stablized.

Table 15. LBD Control Register Definition

| Bit 7 | Bit 6 |  | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BL[4:0] |  |  |  |  |  | VSEL | $\times$ | ŁBD |
| Level | BL[4] | BL[3] | BL[2] | BL[1] | BL[0] | Voltage Reference Range (Typical) |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 1.81 V |  |  |
| 2 | 0 | 0 | 0 | 0 | 1 | 1.87 V |  |  |
| 3 | 0 | 0 | 0 | 1 | 0 | 1.93 V |  |  |
| 4 | 0 | 0 | 0 | $\dagger$ | 1 | 1.99 V |  |  |
| 5 | 0 | 0 | 1 | 0 | 0 | 2.05 V |  |  |
| 6 | 0 | 0 | 1 | 0 | 1 | 2.11 V |  |  |
| 7 | 0 | 0 | 1 | 1 | 0 | 2.17 V |  |  |
| 8 | 0 | 0 | 1 | 1 | 1 | 2.23 V |  |  |
| 9 | 0 | 1 | 0 | 0 | 0 | 2.29 V |  |  |
| 10 | 0 | 1 | 0 | 0 | 1 | 2.36 V |  |  |
| 11 | 0 | 1 | 0 | 1 | 0 | 2.42 V |  |  |
| 12 | 0 | 1 | 0 | 1 | 1 | 2.48 V |  |  |
| 13 | 0 | 1 | 1 | 0 | 0 | 2.54 V |  |  |
| 14 | 0 | 1 | 1 | 0 | 1 | 2.60 V |  |  |
| 15 | 0 | 1 | 1 | 1 | 0 | 266 V |  |  |
| 16 | 0 | 1 | 1 | 1 | 1 | 2.72 V |  |  |
| 17 | 1 | 0 | 0 | 0 | 0 | 2.77 V |  |  |
| 18 | 1 | 0 | 0 | 0 | 1 | 2.84 V |  |  |
| 19 | 1 | 0 | 0 | 1 | 0 | 2.91 V |  |  |
| 20 | 1 | 0 | 0 | 1 | 1 | 2.97 V |  |  |
| 21 | 1 | 0 | ! | 0 | 0 | 3.03 V |  |  |
| 22 | 1 | 0 | 1 | 0 | 1 | 3.09 V |  |  |
| 23 | 1 | 0 | 1 | 1 | 0 | 3.16 V |  |  |
| 24 | 1 | 0 | 1 | 1 | 1 | $3.22 \mathrm{~V}$ |  |  |
| 25 | 1 | 1 | 0 | 0 | 0 | 3.28 V |  |  |
| 26 | 1 | 1 | 0 | 0 | 1 | 3.34 V |  |  |
| 27 | 1 | 1 | 0 | $\dagger$ | 0 | 3.41 V |  |  |
| 28 | 1 | 1 | 0 | 1 | 1 | 3.47 V |  |  |
| 29 | 1 | 1 | 1 | 0 | 0 | 3.54 V |  |  |
| 30 | 1 | 1 | 1 | 0 | 1 | 3.60 V |  |  |
| 31 | 1 | 1 | 1 | 1 | 0 | $3.67 \mathrm{~V}$ |  |  |
| 32 | 1 | 1 | 1 | 1 | 1 | 3.73 V |  |  |

## 12. RESET block

When a RESET sequence is initiated, all VO registers will be reset setting all vos to high-impedence inputs. The system clock is restarted after the required clock start-up delay. A reset is generated by any one of the following four conditions:

## 13. Power-On Reset

The Power-On Reset (POR) circuit is guaranteed to work if the rate of rise of Vcc is no slower than $10 \mathrm{~ms} / 1$ volt. The POR circui was designed to respond to fast low to high transitions between OV and Vcc . The circuit will not work if Vcc does not drop to 0 V before the next power-up sequence in applications where 11 the vec rise is slower than $10 \mathrm{~ms} / 1$ volt or 2) Voc does not drop

## 14. CLOCK

The ACEx microcontrolier has an on-board oscillator trimmed to a frequency of 2 MHz who is divided down by two ylelding a 1 MHz frequency. (See AC Electrical Characteristics) Upon power-up, the on-chip oscillator runs contınuously unless enter ing HALT mode or using an external clock source.

If required, an external oscillator circuit may be used depending on the states of the CMODE bits of the initialization register (See Table 16) When the device is driven using an external clock, the clock input to the device ( $\mathrm{G} 1 / \mathrm{CKI}$ ) can range between DC to 4 MHz . For external crystal contiguration. the output clock (CKO) is on the GO pin. (See Figure 34.) If the device is contig ured for an external square clock, it will not be divided.

Table 16. CMODEx Bit Definition

| CMODE [1] | CMODE [0] | Clock Type |
| :---: | :---: | :---: |
| 0 | 0 | Internal 1 MHz clock |
| 0 | 1 | External square clock |
| 1 | 0 | External crystal/resonator |
| 1 | 1 | Reserved |

## 15. HALT Mode

The HALT mode is a power saving teature that amost completely shuts down the device for current conservation. The device is placed into HALT mode by setting the HALT enable bit (EHALT) of the HALT register through software using only the "LD M, \#" instruction. EHALT is a write only bit and is automati cally cleared upon exiting HALT. When entering HALT, the inter nal oscillator and all the on-chip systems including the LBD and the BOR circuits are shut down.

- Power-on Reset (as described in Section 13)
- Brown-out Reset (as described in Section 11.1)

Watchdog Reset (as described in Section 6)

- External Reset ${ }^{18}$ (as described in Section 13)
a Avallable only on ine 14 .pin package option.
to $0 V$ before the next power-up sequence the external reset option should be used.
The external reset provides a way to properly reset the $A C E x$ microcontroller if POR cannot be used in the application. The microcontroller if POR cannot be used in the application. The ore, to reset the device the resel pin should be held low for at least 2 ms so that the internal clock has enough time to stabilize.

Figure 34. Crystal


The device can exit HALT mode only by the MIW circuit. Therefore, prior to entering HALT mode, software must configure the MiW circuit accordingly. (See Section 8) After a wakeup from HALT. a 1 ms start-up delay is inituated to allow the internal oscillator to stabilize betore normal execution resumes. Immediately atter exiting HALT, sottware must clear the Power Mode Clear (PMC) register by only using the "LD M. \#" instruction. iSee Figure 361

Figure 35. HALT Register Definition

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Undefined | undefined | undefined | undefined | undetined | undefined | EIDLE | EHALT |

Figure 36. Recommended HALT Flow


## 16. IDLE Mode

In addition to the HALT mode power saving feature, the device also supports an IDLE mode operation. The device is placed into IDLE mode by setting the HDLE enable bit (EIDLE) of the HALT register througn sottware using only the "LD M, \#" instruc tion. EIDLE is a write only bit and is automatically cleared upon exiting IDLE. The IDLE mode operation is similar to HALT except the internal oscillater, the Watchdog, and the Timer 0 remain active while the other on-chip systems including the LBD and the BOR circuits are shut down

The device automatically wakes from IDLE mode by the Timer 0 overflow every 8192 cycles (see Section 5). Before entering IDLE mode, software must clear the WKEN register to disable the MIW block Once a wake from IDLE mode is triggered. the core will begin normal operation by the next clock cycle. Imme diately after exiting IDLE mode, sotware must ciear the Powe Mode Clear (PMC) register by using only the "LD M, \#" instruc tion. (See Figure 37.)

Figure 37. Recommended IDLE Flow


## Ordering information

| Part Number | Core Type |  |  |  | Max. <br> VOs <br> 8 | Program Memory Size |  | Operating <br> Voltage Range <br> $1.8-3.6 \mathrm{~V}$ <br> $X$ | Package |  |  |  |  |  |  |  | $\left\|\begin{array}{c} \text { Tape } \\ \& \\ \text { Reel } \end{array}\right\|$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 5 |  | 1 K | 2K |  | $\begin{aligned} & -4060 \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} -40 \text { to } \\ +125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & \text { 8-pin } \\ & \text { SOIC } \end{aligned}$ | $\begin{aligned} & \text { 14-pin } \\ & \text { SOIC } \end{aligned}$ | $\begin{aligned} & \text { E.pin } \\ & \text { DIP } \end{aligned}$ | $\left\|\begin{array}{c} 14-\mathrm{pin} \\ \text { oIp } \end{array}\right\|$ | $\left\|\begin{array}{c} \text { B-pin } \\ \text { TSSOP } \end{array}\right\|$ | $\begin{gathered} \text { T4-pin } \\ \text { TSSOP } \end{gathered}$ |  |
| ACE1502EM8 |  |  |  | $\times$ | X |  | k | $x$ | $\times$ |  | x |  |  |  |  |  |  |
| ACE 1502EM8X |  |  |  | $x$ | X |  | $\times$ | x | K |  | X |  |  |  |  |  | $x$ |
| ACE 1502EM |  |  |  | x | x |  | $x$ | x | $\times$ |  |  | x |  |  |  |  |  |
| ACE 1502EMX |  |  |  | x | x |  | $\times$ | X | $\times$ |  |  | x |  |  |  |  | $\times$ |
| ACE1502EMTS |  |  |  | $x$ | x |  | $x$ | X | $x$ |  |  |  |  |  | $\times$ |  |  |
| ACE 1502EMT8X |  |  |  | x | x |  | $\times$ | x | $\times$ |  |  |  |  |  | X |  | $\times$ |
| ACETSO2EMT |  |  |  | x | $x$ |  | $\times$ | x | x |  |  |  |  |  |  | $x$ |  |
| ACE T502EMTX |  |  |  | x | x |  | $\times$ | x | $\times$ |  |  |  |  |  |  | $\times$ | x |
| ACE 1502EN |  |  |  | x | $\times$ |  | * | x | x |  |  |  | $\times$ |  |  |  |  |
| ACE 1502EN 14 |  |  |  | $x$ | $x$ |  | $\times$ | x | $\times$ |  |  |  |  | x |  |  |  |
| ACE1502VM8 |  |  |  | $x$ | $\times$ |  | $x$ | $x$ |  | $x$ | $x$ |  |  |  |  |  |  |
| ACE1502VM8X |  |  |  | x | $x$ |  | x | $x$ |  | $x$ | $x$ |  |  |  |  |  | x |
| ACE1502VM |  |  |  | $x$ | $x$ |  | $x$ | $x$ |  | $x$ |  | $x$ |  |  |  |  |  |
| ACE 1502VMX |  |  |  | $x$ | x |  | $\times$ | $x$ |  | $x$ |  | $\times$ |  |  |  |  | x |
| ACE 1502VMT8 |  |  |  | $x$. | $x$ |  | $x$ | $x$ |  | $\times$ |  |  |  |  | $x$ |  |  |
| ACE 1502VMMT8X |  |  |  | $x$ | $x$ |  | $\times$ | x |  | $x$ |  |  |  |  | $\times$ |  | $x$ |
| ACE1502VMT |  |  |  | $x$ | $x$ |  | $x$ | $x$ |  | $x$ |  |  |  |  |  | $\times$ |  |
| ACE1502VMTX |  |  |  | x | x |  | $\times$ | $x$ |  | $x$ |  |  |  |  |  | $\times$ | $\times$ |
| ACE 1502VN |  |  |  | x | $x$ |  | $\times$ | x |  | x |  |  | $\times$ |  |  |  |  |
| ACE1502VN14 |  |  |  | x | x |  | $\times$ | x |  | $\times$ |  |  |  | x |  |  |  |

Physical Dimensions inches (millimeters) unless otherwise noted)



Physical Dimensions inches (millimeters) unless otherwise noted)


Molded Small Out-Line Package (M) Order Number ACE1502EM/ACE1502EM

Package Number M14A


Package Number N14A

## ACEx Development Tools

## General Information:

Fairchild Semiconductor offers different possibilities to evaluate and emulate software written tor ACEx.

Simulator: Is a Windows program able to load, assemble, and debug ACEx programs. It is possible to place as many breakpoints as needed, trace the program execution in symbolic format, and program a device with the proper options. The ACEX Simulator is available free-ot-charge and can be downloaded from Fairchild's web site at www.tairchildsemi com/productsi memory/ace


ACEx Emulator Kit: Fairchild also offers a low cost real.time in. circuit emulator kit that includes:

Emulator board
Emulator software
Assembler and Manuals
Power supply
DIP14 target cable
PC cable
The ACEX emulator allows for debugging the program code in a symbolic format. If is possible to place one breakpoint and watch various data locations. It also has built-in programming capability.

Prototype Board Kits Fairchild offers two solutions for the simplitication of the breadboard operation so that ACEx Applications can be quickly lested.

1) ACEDEMO can be used for general purpose applications
2) ACETXRX is for transmitting / receiving (RF, IR. RS232. RS485) applications.
ACEDEMO has 8 switches, 8 LEDS. RS232 voltage translator, buzzer, and a lamp with a small breadboard area.

## Factory Programming:

Fairchild offers factory pre-programming and serialization (for justified quantities) for a small additional cost Please tefer to your local distributor for details regarding factory programming.

## Ordering $\mathbf{P / N s}$

Emulator KIt and Programming adapters
Flease reter to your local distributor for details regarding development tools.

## Life Support Policy

Fairchilds products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein:

1. Lite support devices or systems ate devices or systems which (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions tor use provided in the labeling. can be reasonably expected to result in a significant injury to the user.

| Fairchild Semenductor American <br> Cuatomer Aesponse Center <br> Tel $1898-522-5372$ | Fairchild Semiconductor Europe |  |  | Fairchild Semiconductor Hong Kang <br> AF. Room 808 . Empure Centre 68 Mody Road, Tsimshatsul East Kowloon Hong kong <br> Tel: + A52-2722-8338 <br> Fax + B52-2722-8383 | Fairchlld Semiconductor Japantid. <br> 4F. Nalsume Bidg <br> 2-18-6. Yushima, Bunkyo ku <br> Tokyo. 113.0034 Japan <br> Tel $81 \cdot 3 \cdot 3818.8840$ <br> Fax $81 \cdot 33818.8841$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Fax | +44 (0) 1793-856853 |  |  |
|  | Dautsch | Tel | +49 (0) 1141.6102 .0 |  |  |
|  | English | Tet | +44 (0) 17909856856 |  |  |
|  | Francaus | Tel | +33 (0) 1-6930-3696 |  |  |
|  | lialiano | Tol | +39 (0) 2.249111 .1 |  |  |

2. A critical component is any component of a lite support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to aftect its safety or effectiveness

## Appendix F

## Fairchild Specifications for FAN5236

## FAN5236

## Dual Mobile-Friendly DDR / Dual-output PWM Controller

## Features

- Highly flexible dual synchronous switching PWM controller includes modes for:
- DDR mode with in-phase operation for reduced channel interference
- $90^{\circ}$ phase shitted two-stage DDR Mode for reduced input ripple
- Dual Independent regulators $180^{\circ}$ phase shifted
- Complete DDR Memory power solution - ViTTracks VDDQ/2
- VDDQ/2 Buffered Reference Output
- Lossless current sensing on low-side MOSFET or precision over-current using sense resistor
- $V_{\mathrm{CC}}$ Under-voltage Lockout
- Converters can operate from +5 V or 3.3 V or Battery power input $(5$ to 24 V )
- Excellent dynamic response with Voltage Feed.Forwurd and Average Current Mode control
- Power-Good Signal
- Also supports DDR-li and HSTL
- Light load Hysteretic mode maximizes efficiency
- QSOP28, TSSOP28


## Applications

- DDR $V_{\text {DDO }}$ and $V_{T T}$ voltage generation
- Mobile PC dual regulator
- Server DDR power
- Hand-Held PC power


## General Description

The FAN5236 PWM controller provides high efficiency and regulation for two output voltages adjustable in the range from 0.9 V 105.5 V that are required to power $1 / O$, chip-sets. and memory banks in high-pertormance notehook computers, PDAs and Internet appliances. Synchronous rectification and hysteretic operation at light toads contribute to a high efficiency over a wide range of loads. The hysteretic mode of operation can be disabled separately on each PWM converter if PWM mode is desired for all load levels. Efficiency is even lurther enhanced by using MOSFET's $\mathbf{R}_{[95(O N)}$ as a current sease component.

Feed-forward ramp nodulation, average current mode control wherne, and internal feedback compensation provide fast response to boad transients. Out-of-phase operation with 180) degree phase shift reduces input carrent ripple. The controller can be transtormed into a complete DDR memory power supply solution by activating a designated pin. In DDR mode of operation one of the channels tracks the output volage of another chatmel and provides output current sink and source capability - features essential fior proper powering of DDR chips. The butfered reterence voltage required by thin type of memory is also provided. The FAN5236 monitors these outputs and generates separate PGx (power good) signals when the solt-start is completed and the output is within $\pm 10 \%$ of its set point. A built-in over-tolage protection prevents the oupput voltage from going above $120 \%$ of the set point. Normal operation is aummatically revtored when the over-voltage conditions go away. Under-voltage protection latches the chip off when either output drops helow $75 \%$ of its set value after the softstart sequence for this output is completed. An adjustable over-current function monitors the output current by sensing the voltage drop across the lower MOSFET. If precision cur-rent-sensing is required, an external carrent-sense resistor may optionally be used.

## Generic Block Diagrams



Figure 1. Dual output regulator


Figure 2. Complete DDR Memory Power Supply

## Pin Configurations



OSOP-28 or TSSOP-28 $\theta_{J A}=90 \mathrm{C} / \mathrm{W}$

Pin Definitions

| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | Pin Name | Pin Function Description |
| :---: | :---: | :---: |
| 1 | AGND | Analog Ground. This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin. |
| $\begin{gathered} 2 \\ 27 \end{gathered}$ | $\begin{aligned} & \text { LDRV1 } \\ & \text { LDRV2 } \end{aligned}$ | Low-Side Drive. The low-side (lower) MOSFET driver output. Connect to gate of low-side MOSFET. |
| $\begin{gathered} \hline 3 \\ 26 \end{gathered}$ | PGND1 PGND2 | Power Ground. The return for the low-side MOSFET driver. Connect to source of lowside MOSFET. |
| $\begin{gathered} 4 \\ 25 \end{gathered}$ | $\begin{aligned} & \hline \text { SW1 } \\ & \text { SW2 } \end{aligned}$ | Switching node. Return for the high-side MOSFET driver and a current sense input. Connect to source of high-side MOSFET and low-side MOSFET drain. |
| $\begin{gathered} 5 \\ 24 \end{gathered}$ | HDRV1 | High-Side Drive. High-side (upper) MOSFET driver output. Connect to gate of high-side MOSFET. |
| $\begin{gathered} \hline 6 \\ 23 \end{gathered}$ | $\begin{aligned} & \text { BOOT1 } \\ & \text { BOOT2 } \end{aligned}$ | BOOT. Positive supply for the upper MOSFET driver. Connect as shown in Figure 3. |
| $\begin{gathered} 7 \\ 22 \end{gathered}$ | ISNS1 ISNS2 | Current Sense input. Monitors the voltage drop across the lower MOSFET or external sense resistor for current feedback. |
| $\begin{gathered} 8 \\ 21 \end{gathered}$ | $\begin{aligned} & \text { EN1 } \\ & \text { EN2 } \end{aligned}$ | Enable. Enables operation when pulled to logic high. Toggling EN will also reset the regulator after a latched fault condition. These are CMOS inputs whose state is indeterminate if lett open. |
| $\begin{gathered} 9 \\ 20 \end{gathered}$ | $\begin{aligned} & \overline{\overline{\text { FPWM1 }}} \overline{\text { FPWM2 }} \end{aligned}$ | Forced PWM mode. When logic low, inhibits the regulator from entering hysteretic mode. Otherwise tie to VOUT. The regulator uses VOUT on this pin to ensure a smooth transition from Hysteretic mode to PWM mode. When VOUT is expected to exceed VCC. tie to VCC. |
| $\begin{aligned} & 10 \\ & 19 \end{aligned}$ | VSEN1 <br> VSEN2 | Output Voltage Sense. The feedback from the outputs. Used for regulation as well as PG, under-voltage and over-voltage protection and monitoring. |
| 11 | ILIM1 | Current Limit 1. A resistor from this pin to GND sets the current limit. |
| $\begin{aligned} & 12 \\ & 17 \end{aligned}$ | $\begin{aligned} & \text { SS1 } \\ & \text { SS2 } \end{aligned}$ | Soft Start. A capacitor from this pin to GND programs the slew rate of the converter during initialization. During initialization, this pin is charged with a $5 \mu \mathrm{~A}$ current source. |
| 13 | DDR | DDR Mode Control. High = DDR mode. Low $=2$ separate regulators operating $180^{\circ}$ out of phase. |

Pin Definitions (continued)

| $\begin{array}{\|c\|} \hline \text { Pin } \\ \text { Number } \end{array}$ | Pin Name | Pin Function Description |
| :---: | :---: | :---: |
| 14 | VIN | Input Voltage. Normally connected to battery, providing voltage feed-forward to set the amplitude of the internal oscillator ramp. When using the IC for 2 -step conversion from 5 V input, connect through 100 K to ground, which will set the appropriate ramp gain and synchronize the channels $90^{\circ}$ out of phase. |
| 15 | PG1 | Power Good Flag. An open-drain output that wilt pull LOW when VSEN is outside of a $\pm 10 \%$ range of the 0.9 V reference. |
| 16 | $\begin{gathered} \text { PG2 I } \\ \text { REF2OUT } \end{gathered}$ | Power Good 2. When not in DDR Mode: Open-drain output that pulls LOW when the VOUT is out of regulation or in a fault condition <br> Reference Out 2. When in DDR Mode, provides a buffered output of REF2. Typically used as the VDOQ/2 reference. |
| 18 | ILIM2 / REF2 | Current Limit 2. When not in DDR Mode, A resistor from this pin to GND sets the current timit. <br> Reference for reg \#2 when in DDR Mode. Typically set to VOUT1 / 2. |
| 28 | VCC | VCC. This pin powers the chip as well as the LDRV buffers. The IC starts to operate when voltage on this pin exceeds 4.6 V (UVLO rising) and shuts down when it drops below 4.3 V (UVLO falling). |

## Absolute Maximum Ratings

Absolute maximum ratings are the values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

| Parameter | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| VCC Supply Voltage: |  |  | 6.5 | V |
| VIN |  |  | 27 | V |
| BOOT, SW, ISNS, HDRV |  |  | 33 | V |
| BOOTx to SWx | -0.3 |  | 6.5 | V |
| All Other Pins | -40 |  | $\mathrm{VCC}+0.3$ | V |
| Junction Temperature (TJ) | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Soldering Temperature, 10 seconds |  | 300 | ${ }^{\circ} \mathrm{C}$ |  |

## Recommended Operating Conditions

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Supply Voltage VCC |  | 4.75 | 5 | 5.25 | V |
| Supply Voltage VIN |  |  |  | 24 | V |
| Ambient Temperature (T $\mathrm{T}_{\mathrm{A}}$ ) | Note 1 | -10 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

Note 1. Industrial temperature range $(-40$ to +85 C) may be special ordered from Fanchild Please contact your authonzed Fairchild representative tor more information.

Electrical Specifications Recommended operating conditions, unless otherwise noted.

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies |  |  |  |  |  |
| VCC Current | LDRV, HDRV Open, VSEN torced above regulation point |  | 2.2 | 3.0 | mA |
|  | Shut-down (EN=0) |  |  | 30 | $\mu \mathrm{A}$ |
| VIN Current - Sinking | $\mathrm{VIN}=24 \mathrm{~V}$ | 10 |  | 30 | $\mu \mathrm{A}$ |
| VIN Current - Sourcing | $\mathrm{VIN}=0 \mathrm{~V}$ |  | -15 | -30 | $\mu \mathrm{A}$ |
| VIN Current - Shut-down |  |  |  | 1 | $\mu \mathrm{A}$ |
| UVLO Threshold | Rising VCC | 4.3 | 4.55 | 4.75 | V |
|  | Falling | 4.1 | 4.25 | 4.45 | V |
| UVLO Hysteresis |  |  | 300 |  | mV |
| Oscillator |  |  |  |  |  |
| Frequency |  | 255 | 300 | 345 | KHz |
| Ramp Amplitude, pk-pk | $\mathrm{VIN}=16 \mathrm{~V}$ |  | 2 |  | V |
| Ramp Amplitude, pk-pk | $\mathrm{VIN}=5 \mathrm{~V}$ |  | 1.25 |  | $V$ |
| Ramp Offset |  |  | 0.5 |  | V |
| Ramp / VIN Gain | VIN Š 3V |  | 125 |  | $\mathrm{mV} / \mathrm{N}$ |
| Ramp / VIN Gain | $1 \mathrm{~V}<\mathrm{VIN}<3 \mathrm{~V}$ |  | 250 |  | $\mathrm{mV} / \mathrm{N}$ |
| Reference and Soft Start |  |  |  |  |  |
| Internal Reference Voltage |  | 0891 | 0.9 | 0.909 | V |
| Soft Start current ( $\mathrm{I}_{\text {SS }}$ ) | at start-up |  | 5 |  | $\mu \mathrm{A}$ |
| Soft Start Complete Threshold |  |  | 1.5 |  | V |
| PWM Converters |  |  |  |  |  |
| Load Regulation | Ioutx from 0 to 5A, VIN from 5 to 24 V | -2 |  | +2 | \% |
| VSEN Bias Current |  | 50 | 80 | 120 | nA |
| VOUT pin input impedance |  | 45 | 55 | 65 | $\mathrm{K} \Omega$ |
| Under-voltage Shutdown | as \% of set point. $2 \mu \mathrm{~S}$ noise filter | 70 | 75 | 80 | \% |
| Over-voltage threshold | as \% of set point. $2 \mu \mathrm{~S}$ noise filter | 115 | 120 | 125 | \% |
| ISNS Over-Current threshold | $\mathrm{R}_{\text {ILIM }}=68.5 \mathrm{~K} \Omega$ see Figure 11. | 112 | 140 | 168 | $\mu \mathrm{A}$ |
| Output Drivers |  |  |  |  |  |
| HDRV Output Resistance | Sourcing |  | 12 | 15 | 3/4 |
|  | Sinking |  | 2.4 | 4 | 3/4 |
| LDRV Output Resistance | Sourcing |  | 12 | 15 | 3/4 |
|  | Sinking |  | 1.2 | 2 | 3/4 |
| PG (Power Good Output) and Control pins |  |  |  |  |  |
| Lower Threshold | as \% of set point, $2 \mu \mathrm{~S}$ noise filter | -86 |  | -94 | \% |
| Upper Threshold | as \% of set point, $2 \mu \mathrm{~S}$ noise filter | 108 |  | 116 | \% |
| PG Output Low | IPG $=4 \mathrm{~mA}$ |  |  | 0.5 | $\checkmark$ |
| Leakage Current | $\mathrm{V}_{\text {PULLUP }}=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| PG2/REF2OUT Voltage | DDR $=1.0 \mathrm{~mA}<\mathrm{I}_{\text {REF2OUT }}{ }^{10} \mathrm{~mA}$ | 99 |  | 1.01 | $\begin{gathered} \% \\ \text { VREF2 } \end{gathered}$ |

PRODUCT SPECIFICATION
Electrical Specifications Recommended operating conditions, unless otherwise noted. (continued)

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DDR, EN Inputs |  |  |  |  |  |
| Inpu1 High |  | 2 |  |  | V |
| Input Low |  |  |  | 0.8 | V |
| FPWM Inputs |  |  |  |  |  |
| FPWM Low |  |  |  | 0.1 | V |
| FPWM High | FPWM connected to output | 0.9 |  |  | V |



Figure 3. IC Block Diagram

Typical Applications


Table 1. DDR Regulator BOM

| Description | Qty | Ref. | Vendor | Part Number |
| :---: | :---: | :---: | :---: | :---: |
| Capacitor $68 \mu \mathrm{f}$, Tantalum, $25 \mathrm{~V}, \mathrm{ESR} 150 \mathrm{~m} \Omega$ | 1 | $\mathrm{C1}$ | AVX | TPSV686*025\#0150 |
| Capacitor 10nt, Ceramic | 2 | C2, C3 | Any |  |
| Capacitor 68رf, Tantalum, 6V, ESR $1.8 \Omega$ | 1 | C4 | AVX | TAJB686*006 |
| Capacitor 150 nF , Ceramic | 2 | C5, C7 | Any |  |
| Capacitor 180 ${ }^{\text {f }}$, Specialty Polymer 4V, ESR $15 \mathrm{~m} \Omega$ | 2 | C6A, C6B | Panasonic | EEFUE0G181R |
| Capacitor 1000上f, Specialty Polymer 4V, ESR 10 ms | 1 | C8 | Kemet | T510E108(1)004AS4115 |
| Capacitor $0.1 \mu \mathrm{~F}$, Ceramic | 2 | C9 | Any |  |
| $18.2 \mathrm{~K} \Omega, 1 \%$ Resistor | 3 | R1, R2 | Any |  |
| 1.82K ${ }^{\text {, } 1 \% \text { Resistor }}$ | 1 | R6 | Any |  |
| $56.2 \mathrm{~K} \Omega, 1 \%$ Resistor | 2 | R3 | Any |  |
| $10 \mathrm{~K} \Omega, 5 \%$ Resistor | 2 | R4 | Any |  |
| $3.24 \mathrm{~K} \Omega, 1 \%$ Resistor | 1 | R5 | Any |  |
| $1.5 \mathrm{~K} \Omega, 1 \%$ Resistor | 2 | R7, R8 | Any |  |
| Schottky Diode 30V | 2 | D1, D2 | Fairchild | BAT「54 |
| Inductor $6.4 \mu \mathrm{H}, 6 \mathrm{~A}, 8.64 \mathrm{~m} \mathrm{\Omega}$ | 1 | L1, | Panasonic | ETQ-P6F6R4HFA |
| Inductor $0.8 \mu \mathrm{H}, 6 \mathrm{~A}, 2.24 \mathrm{~m} \Omega$ | 1 | L2 | Panasonic | ETQ-P6F0R8LFA |
| Dual MOSFET with Schottky | 1 | Q1, Q2 | Fairchild | FDS6986S (note 1) |
| DDR Controller | 1 | U1 | Fairchild | FAN5236 |

Note 1: Suitable for typical notebook computer application of 4A continuous, $6 A$ peak for VDDQ. If continuous operation above 6A is required use single SO-8 packages for Q1A (FDS6612A) and Q1B (FDS6690S) respectively. Using FDS6690S, change R7 to $12003 / 4$. Refer to Power MOSFET Selection, page 15 for more information.

Typical Applications (continued)


Figure 5. Dual Regulator Application
Table 2. Dual Regulator BOM

| Item | Description | Qty | Ref. | Vendor | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Capacitor $68 \mu \mathrm{f}$, Tantalum, 25V, ESR 95m 2 | 1 | C1 | AVX | TPSV686*025\#095 |
| 2 | Capacitor 10 nf , Ceramic | 2 | C2, C3 | Any |  |
| 3 | Capacitor 68 6 f, Tantalum, 6V, ESR $1.8 \Omega$ | 1 | C 4 | AVX | TAJB686*006 |
| 4 | Capacitor 150 nF , Ceramic | 2 | C5, C7 | Any |  |
| 5 | Capacitor 330 1 f, Poscap, 4V, ESR 40 ms | 2 | C6, C8 | Sanyo | 4TPB330ML |
| 5 | Capacitor $0.1 \mu \mathrm{~F}$, Ceramic | 2 | C9 | Any |  |
| 11 | 56.2K $\Omega$, 1\% Resistor | 2 | R1, R2 | Any |  |
| 12 | 10KS, 5\% Resistor | 2 | R3 | Any |  |
| 13 | 3.24Kת, 1\% Resistor | 1 | R4 | Any |  |
| 14 | 1.82K $\Omega$, 1\% Resistor | 3 | R5, R8, R9 | Any |  |
| 15 | $1.5 \mathrm{~K} \Omega, 1 \%$ Resistor | 2 | R6, R7 | Any |  |
| 27 | Schottky Diode 30V | 2 | D1, D2 | Fairchild | BAT54 |
| 28 | Inductor $6.4 \mu \mathrm{H}, 6 \mathrm{~A}, 8.64 \mathrm{~m} \Omega$ | 1 | L1, L2 | Panasonic | ETQ-P6F6R4HFA |
| 29 | Dual MOSFET with Schottky | 1 | Q1 | Fairchild | FDS6986S (note 1) |
| 30 | DDR Controller | 1 | U1 | Fairchild | FAN5236 |

Note 1: If currents above 4A continuous required, use single SO-8 packagos for Q1A/Q2A (FDS6612A) and Q1B/Q2B (FDS6690S) respectively. Using FDS6690S, change R6/R7 as required. Refer to Power MOSFET Selection, page 15 for more information.

## Circuit Description

## Overview

The FAN5236 is a multi-mode, dual channel PWM control ler intended for graphic chipset, SDRAM, DDR DRAM or other low voltage power applications in modern notebook, desktop, and sub-notebook PCs. The IC integrates a control circuitry for two synchronous buck converters. The output voltage of each controller can be set in the range of 0.9 V to 5.5 V by an external resistor divider.

The two synchronous buck converters can operate from either an unregulated DC source (such as a notebook battery) with voltage ranging from 5.0 V to 24 V , or from a regulated system rail of 3.3 V to 5 V . In either mode of operation the IC is biased from a +5 V source. The PWM modulators use an average current mode control with input voltage feed-forward for simplified feedback loop compensation and improved line regulation. Both PWM controllers have integrated feedback loop compensation that dramatically reduces the number of external components.

Depending on the load level, the converters can operate either in fixed frequency PWM mode or in a hysteretic mode. Switch-over from PWM to hysteretic mode improves the converters' efficiency at light loads and prolongs battery run time. In hysteretic mode, comparators are synchronized to the main clock that allows seamless transition between the operational modes and reduced channel-to-channel interaction. The hysteretic mode of operation can be inhibited independently for each channel if variable frequency operation is not desired.

The FAN5236 can be configured to operate as a complete DDR solution. When the DDR pin is set high, the second channel can provide the capability to track the output voltage of the first channel. The PWM2 converter is prevented from going into hysteretic mode if the DDR pin is set high. In DDR mode, a buffered reference voltage (buffered voltage of the REF2 pin), required by DDR memory chips, is provided by the PG2 pin.

## Converter Modes and Synchronization

Table 3. Converter modes and Synchronization

| Mode | VIN | VIN Pin | DDR <br> Pin | PWM 2 w.r.t. <br> PWM1 |
| :--- | :--- | :--- | :--- | :--- |
| DDR1 | Battery | VIN | HIGH | IN PHASE |
| DDR2 | $+5 V$ | R to GND | HIGH | $+90^{\circ}$ |
| DUAL | ANY | VIN | LOW | $+180^{\circ}$ |

When used as a dual converter (as in Figure 5), out-of-phase operation with 180 degree phase shift reduces input current ripple.

For the " 2 -step" conversion (where the VTT is converted from VDDQ as in Figure 4) used in ODR mode, the duty cycle of the second converter is nominally $50 \%$ and the optimal phasing depends on VIN. The objective is to keep noise generated from the switching transition in one converter from influencing the "decision" to switch in the other converter.

When VIN is from the battery, it's typically higher than 7.5 V . As shown in Figure 6, $180^{\circ}$ operation is undesirable since the turn-on of the VDDQ converter occurs very near the decision point of the VTT converter.


Figure 6. Noise-susceptible $180^{\circ}$ phasing for DDR1
In-phase operation is optimal to reduce inter-converter interference when VIN is higher than 5 V , (when VIN is from a battery), as can be seen in Figure 7. Since the duty cycle of PWM1 (generating VDDQ) is short, it's switching point occurs far away from the decision point for the VTT regulator, whose duty cycle is nominally $50 \%$.


Figure 7. Optimal In-Phase operation for DDR1
When VIN $\approx 5 \mathrm{~V}, 180^{\circ}$ phase shifted operation can be rejected for the same reasons demonstrated Figure 6. In-phase operation with VIN $\approx 5 \mathrm{~V}$ is even worse, since the switch point of either converter occurs near the switch point of the other converter as seen in Figure 8. In this case, as VIN is a little higher than 5 V it will tend to cause early termination of the VTT pulse width. Conversely, VTT's switch point can cause early termination of the VDDQ pulse width when VIN is slightly lower than 5 V .


## Figure 8. Noise-susceptible In-Phase operation for DDR2

These problems are nicely solved by delaying the $2^{\text {nd }}$ converter's clock by $90^{\circ}$ as shown in Figure 9. In this way, all switching transitions in one converter take place far away from the decision points of the other converter.


Figure 9. Optimal $90^{\circ}$ phasing for DDR2
Initialization and Soft Start
Assuming EN is high, FAN5236 is initialized when VCC exceeds the rising UVLO threshold. Should VCC drop below the UVLO threshold, an internal Power-On Reset function disables the chip.

The voltage at the positive input of the error amplifier is limited by the voltage at the $\$ S$ pin which is charged with a $5 \mu \mathrm{~A}$ current source. Once $\mathrm{C}_{\mathrm{SS}}$ has charged to VREF ( 0.9 V ) the output voltage will be in regulation. The time it takes $\$ S$ to reach 0.9 V is:

$$
\begin{equation*}
\mathrm{T}_{0.9}=\frac{0.9 \times \mathrm{C}_{\mathrm{SS}}}{5} \tag{1}
\end{equation*}
$$

When SS reaches 1.5 V , the Power Good outputs are enabled and hysteretic mode is allowed. The converter is forced into PWM mode during soft start.

## Operation Mode Control

The mode-control circuit changes the converter's mode of operation from PWM to Hysteretic and visa versa, based on the voltage polarity of the SW node when the lower MOSFET is conducting and just before the upper MOSFET turns on. For continuous inductor current, the SW node is negative when the lower MOSFET is conducting and the converters operate in fixed-frequency PWM mode as shown in Figure 10. This mode of operation achieves high efficiency at nominal load. When the load current decreases to the point where the inductor current flows through the lower MOSFET in the 'reverse' direction, the SW node becomes positive, and the mode is changed to hysteretic, which achieves higher efficiency at low currents by decreasing the effective switching frequency.

To prevent accidental mode change or "mode chatter" the transition from PWM to Hysteretic mode occurs when the SW node is positive for eight consecutive clock cycles (see Figure 10). The polarity of the SW node is sampled at the end of the lower MOSFET's conduction time. At the transition between PWM and hysteretic mode both the upper and lower MOSFETs are turned off. The phase node will 'ring' based on the output inductor and the parasitic capacitance on the phase node and settle out at the value of the output voltage.

The boundary value of inductor current, where current becomes discontinuous, can be estimated by the following expression.

$$
\begin{equation*}
\mathrm{I}_{\text {LOAD(DIS })}=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right) \mathrm{V}_{\mathrm{OUT}}}{2 \mathrm{~F}_{\mathrm{SW}} \mathrm{~L}_{\mathrm{OUT}} \mathrm{~V}_{\mathrm{IN}}} \tag{2}
\end{equation*}
$$

where $\mathrm{T}_{0.9}$ is in seconds if $\mathrm{C}_{S S}$ is in $\mu \mathrm{F}$.


Figure 10. Transitioning between PWM and Hysteretic Mode

## Hysteretic Mode

Conversely, the transition from Hysteretic mode to PWM mode occurs when the $S W$ node is negative for 8 consecutive cycles.

A sudden increase in the output current will also cause a change from hysteretic to PWM mode. This load increase causes an instantaneous decrease in the output voltage due to the voltage drop on the output capacitor ESR. If the load causes the output voltage (as presented at VSNS) to drop below the hysteretic regulation level ( 20 mV below VREF), the mode is changed to PWM on the next clock cycle.

In hysteretic mode, the PWM comparator and the error amplifier that provide control in PWM mode are inhibited and the hysteretic comparator is activated. In hysteretic mode the low side MOSFET is operated as a synchronous rectifier, where the voltage across ( $\mathrm{V}_{\mathrm{DS}(\mathrm{ON})}$ ) it is monitored, and it is switched off when $\mathrm{V}_{\mathrm{DS}(\mathrm{ON})}$ goes positive (current flowing back from the load) allowing the diode to block reverse conduction.

The hysteretic comparator initiates a PFM signal to turn on HDRV at the rising edge of the next oscillator clock, when the output voltage (at VSNS) falls below the lower threshold ( 10 mV below VREF) and terminates the PFM signal when VSNS rises over the higher threshold ( 5 mV above VREF).

The switching frequency is primarily a function of:
. Spread between the two hysteretic thresholds
2. Load
3. Output Inductor and Capacitor ESR

A transition back to PWM (Continuous Conduction Mode or CCM ) mode occurs when the inductor current rises sufficiently to stay positive for 8 consecutive cycles. This occurs when:

$$
\begin{equation*}
\mathrm{I}_{\text {LOAD }(\mathrm{CCM})}=\frac{\Delta \mathrm{V}_{\text {HYSTERESIS }}}{2 \mathrm{ESR}} \tag{3}
\end{equation*}
$$

where $\Delta V_{\text {HYSTERESIS }}=15 \mathrm{mV}$ and ESR is the equivalent series resistance of $\mathrm{C}_{\text {OUT }}$.

Because of the different control mechanisms, the value of the load current where transition into CCM operation takes place is typically higher compared to the load level at which transition into hysteretic mode occurs. Hysteretic mode can be disabled by setting the $\overline{\text { FPWM }}$ pin low.


Figure 11. Current Limit / Summing Circuits

## Current Processing Section

The following discussion refers to Figure 11 .
The current through $\mathrm{R}_{\text {SENSE }}$ resistor (ISNS) is sampled shortly after Q2 is turned on. That current is held, and summed with the output of the error amplifier. This effectively creates a current mode control loop. The resistor connected to ISNSx pin ( $\mathrm{R}_{\text {SENSE }}$ ) sets the gain in the current feedback loop. For stable operation, the voltage induced by the current feedback at the PWM comparator input should be set to $30 \%$ of the ramp amplitude at maximum load currrent and line voltage. The following expression estimates the recommended value of $\mathrm{R}_{\text {SENSE }}$ as a function of the maximum load current ( $\mathbf{l}_{\text {LOAD(MAX) }}$ ) and the value of the MOSFET's $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ :

$$
\begin{equation*}
\mathrm{R}_{\mathrm{SENSE}}=\frac{\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})} \cdot \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \cdot 4.1 \mathrm{~K}}{0.30 \cdot 0.125 \cdot \mathrm{~V}_{\mathrm{IN}(\mathrm{MAX})}}-100 \tag{4a}
\end{equation*}
$$

$\mathrm{R}_{\text {SENSE }}$ must, however, be kept higher than:

$$
\begin{equation*}
\mathrm{R}_{\text {SENSE(MIN })}=\frac{\mathrm{I}_{\text {LOAD }(M A X)} \cdot \mathrm{R}_{\text {DS(ON) }}-100}{150 \mu \mathrm{~A}} \tag{4b}
\end{equation*}
$$

Setting the Current Limit
A ratio of ISNS is also compared to the current established when a 0.9 V internal reference drives the ILIM pin:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{ILIM}}=\frac{11.2}{\mathrm{I}_{\mathrm{LIMIT}}} \times \frac{\left(100+\mathrm{R}_{\mathrm{SENSE}}\right)}{\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}} \tag{5}
\end{equation*}
$$

Since the tolerance on the current limit is largely dependent on the ratio of the external resistors it is fairly accurate if the voltage drop on the Switching Node side of $\mathrm{R}_{\text {SENSE }}$ is an accurate representation of the load current. When using the MOSFET as the sensing element, the variation of $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ causes proportional variation in the ISNS. This value not only varies from device to device, but also has a typical junction temperature coefficient of about $0.4 \% /{ }^{\circ} \mathrm{C}$ (consult the MOSFET datasheet for actual values), so the actual current limit set point will decrease propotional to increasing MOSFET die temperature. A factor of 1.6 in the current limit setpoint should compensate for all MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ variations, assuming the MOSFET's heat sinking will keep its operating die temperature below $125^{\circ} \mathrm{C}$.


Figure 12. Improving current sensing accuracy

More accurate sensing can be achieved by using a resistor (R1) instead of the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the FET as shown in Figure 12. This approach causes higher losses, but yields greater accuracy in both $\mathrm{V}_{\text {DROOP }}$ and $\mathrm{I}_{\text {LIMIT }} . \mathrm{R} 1$ is a low value (e.g. $10 \mathrm{~m} \Omega$ ) resistor.

Current limit ( $\mathbf{I}_{\text {LimIT }}$ ) should be set sufficiently high as to allow inductor current to rise in response to an output load transient. Typically, a factor of 1.2 is sufficient. In addition, since $\mathrm{I}_{\text {Limit }}$ is a peak current cut-off value, we will need to multiply $\mathbf{I}_{\text {LOAD (MAX) }}$ by the inductor ripple current (we'll use $25 \%$ ). For example, in Figure 5 the target for $\mathrm{I}_{\text {Limit }}$ would be:
$\mathrm{I}_{\text {LIMIT }}>1.2 \times 1.25 \times 1.6 \times 6 \mathrm{~A}$ Ý 14 A
(6)

## Duty Cycle Clamp

During severe load increase, the error amplifier output can go to its upper limit pushing a duty cycle to almost $100 \%$ for significant amount of time. This could cause a large increase of the inductor current and lead to a long recovery from a transient, over-current condition, or even to a failure especially at high input voltages. To prevent this, the output of the error amplifier is clamped to a fixed value after two clock cycles if severe output voltage excursion is detected, limiting the maximum duty cycle to

$$
\mathrm{DC}_{\mathrm{MAX}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{1 \mathrm{~N}}}+\frac{2.4}{\mathrm{~V}_{1 \mathrm{~N}}}
$$

This circuit is designed to not interfere with normal PWM operation. When FPWM is grounded, the duty cycle clamp is disabled and the maximum duty cycle is $8 \% \%$.

## Gate Driver section

The Adaptive gate control logic translates the internal PWM control signal into the MOSFET gate drive signals providing necessary amplification, level shifting and shoot-through protection. Also, it has functions that help optimize the IC performance over a wide range of operating conditions. Since MOSFET switching time can vary dramatically from type to type and with the input voltage, the gate control logic provides adaptive dead time by monitoring the gate-tosource voltages of both upper and lower MOSFETs.
The lower MOSFET drive is not turned on until the gate-tosource voltage of the upper MOSFET has decreased to less than approximately 1 volt. Similarly, the upper MOSFET is not turned on until the gate-to-source voltage of the lower MOSFET has decreased to less than approximately 1 volt. This allows a wide variety of upper and lower MOSFETs to be used without a concern for simultaneous conduction, or shoot-through.

There must be a low-resistance, low-inductance path between the driver pin and the MOSFET gate for the adaptive dead-time circuit to work properly. Any delay along that path will subtract from the delay generated by the adaptive dead-time circit and shoot-through may occur.

## Frequency Loop Compensation

Due to the implemented current mode control, the modulator has a single pole response with -1 slope at frequency determined by load

$$
\begin{equation*}
F_{P O}=\frac{1}{2 \pi R_{0} C_{O}} \tag{7}
\end{equation*}
$$

where $\mathrm{R}_{\mathrm{O}}$ is load resistance, $\mathrm{C}_{\mathrm{O}}$ is load capacitance.
For this type of modulator, Type 2 compensation circuit is usually sufficient. To reduce the number of external components and simplify the design task, the PWM controller has an internally compensated error amplifier. Figure 13 shows a Type 2 amplifier and its response along with the responses of a current mode modulator and of the converter. The Type 2 amplifier, in addition to the pole at the origin, has a zero-pole pair that causes a flat gain region at frequencies between the zero and the pole.

$$
\begin{align*}
& \mathrm{F}_{\mathrm{Z}}=\frac{1}{2 \pi \mathrm{R}_{2} \mathrm{C}_{1}}=6 \mathrm{kHz}  \tag{8a}\\
& \mathrm{~F}_{\mathrm{P}}=\frac{1}{2 \pi \mathrm{R}_{2} \mathrm{C}_{2}}=600 \mathrm{kHz} \tag{8b}
\end{align*}
$$

This region is also associated with phase 'bump' or reduced phase shift. The amount of phase shift reduction depends the width of the region of flat gain and has a maximum value of $90^{\circ}$. To further simplify the converter compensation, the modulator gain is kept independent of the input voltage variation by providing feed-forward of VIN to the oscillator ramp.

The zero frequency, the amplifier high frequency gain and the modulator gain are chosen to satisfy most typical applications. The crossover frequency will appear at the point where the modulator attenuation equals the amplifier high frequency gain. The only task that the system designer has to complete is to specify the output filter capacitors to position the load main pole somewhere within one decade lower than the amplifier zero frequency. With this type of compensation plenty of phase margin is easily achieved due to zero-pole pair phase 'boost'


Figure 13. Compensation

Conditional stability may occur only when the main load pole is positioned too much to the left side on the frequency axis due to excessive output filter capacitance. In this case, the ESR zero placed within the 10 kHz ... 50 kHz range gives some additional phase 'boost'. Fortunately, there is an opposite trend in mobile applications to keep the output capacitor as small as possible.

If a larger inductor value or low ESR values are called for by the application, additional phase margin can be achieved by putting a zero at the LC crossover frequency. This can be achieved with a capacitor across across the feedback resistor (e.g. R5 from Figure 5) as shown below.


Figure 14. Improving Phase Margin
The optimal value of $\mathrm{C}(\mathrm{Z})$ is:

$$
\begin{equation*}
C(Z)=\frac{\sqrt{L(O U T) \times C(O U T)}}{R} \tag{9}
\end{equation*}
$$

## Protection

The converter output is monitored and protected against extreme overload, short circuit, over-voltage and undervoltage conditions.

A sustained overload on an output sets the PGx pin low and latches-off the regulator on which the fault occurs. Operation can be restored by cycling the VCC voltage or by toggling the EN pin.

If VOUT drops below the under-voltage threshold, the regulator shuts down immediately.

## Over-Current sensing

If the circuit's current limit signal ("ILIM det" as shown in Figure 11) is high at the beginning of a clock cycle, a pulseskipping circuit is activated and HDRV is inhibited. The circuit continues to pulse skip in this manner for the next 8 clock cycles. If at any time from the $9^{\text {th }}$ to the $16^{\text {th }}$ clock cycle, the "ILIM det" is again reached, the over-current protection latch is set, disabling the regulator. If "ILIM det" does not occur between cycle 9 and 16, normal operation is restored and the over-current circuit resets itself.


Figure 15. Over-Current protection waveforms

## Over-Voltage / Under-voltage Protection

Should the VSNS voltage exceed $120 \%$ of VREF ( 0.9 V ) due to an upper MOSFET failure, or for other reasons, the overvoltage protection comparator will force LDRV high. This action actively pulls down the output voltage and, in the event of the upper MOSFET failure, will eventually blow the battery fuse. As soon as the output voltage drops below the threshold, the OVP comparator is disengaged.

This OVP scheme provides a 'soft' crowbar function which helps to tackle severe load transients and does not invert the output voltage when activated - a common problem for latched OVP schemes.

Similarly, if an output short-circuit or severe load transient causes the output to droop to less than $75 \%$ of its regulation set point, the regulator will shut down.

## Over-Temperature Protection

The chip incorporates an over temperature protection circuit that shuts the chip down when a die temperature of about $150^{\circ} \mathrm{C}$ is reached. Normal operation is restored at die temperature below $125^{\circ} \mathrm{C}$ with internal Power On Reset asserted, resulting in a full soft-start cycle.

## Design and Component Selection Guidelines

As an initial step, define operating input voltage range, output voltage, minimum and maximum load currents for the controller.

## Setting the Output Voltage

The interal reference is 0.9 V . The output is divided down by a voltage divider to the VSEN pin (for example, R5 and R6 in Figure 4). The output voltage therefore is:

$$
\begin{equation*}
\frac{0.9 \mathrm{~V}}{\mathrm{R6}}=\frac{\mathrm{V}_{\mathrm{ouT}}-0.9 \mathrm{~V}}{\mathrm{R} 5} \tag{10a}
\end{equation*}
$$

To minimize noise pickup on this node, keep the resistor to GND (R6) below 2 K . We selected R6 at 1.82 K . Then choose R5:

$$
\begin{equation*}
\mathrm{R} 5=\frac{(1.82 \mathrm{~K})\left(\mathrm{V}_{\mathrm{OUT}}-0.9\right)}{0.9}=3.24 \mathrm{~K} \tag{10b}
\end{equation*}
$$

For DDR applications converting from 3.3 V to 2.5 V , or other applications requiring high duty cycles, the duty cycle clamp must be disabled by tying the converter's $\overline{\text { FPWM }}$ to GND. When converter's FPWM is GND, the converter's maximum duty cycle will be greater than $90 \%$. When using as a DDR converter with 3.3 V input, set up the converter for In -Phase synchronization by tying the VIN pin to +5 V .

## Output Inductor Selection

The minimum practical output inductor value is the one that keeps inductor current just on the boundary of continuous conduction at some minimum load. The industry standard practice is to choose the minimum current somewhere from $15 \%$ to $35 \%$ of the nominal current. At light load, the controller can automatically switch to hysteretic mode of operation to sustain high efficiency. The following equations help to choose the proper value of the output filter inductor.

$$
\begin{equation*}
\Delta \mathbf{I}=2 \times \mathrm{I}_{\mathrm{MiN}}=\frac{\Delta \mathrm{V}_{\mathrm{OUT}}}{\mathrm{ESR}} \tag{11}
\end{equation*}
$$

where $\Delta I$ is the inductor ripple current and $\Delta V_{\text {out }}$ is the maximum ripple allowed.

$$
\begin{equation*}
L=\frac{V_{\mathrm{IN}}-V_{\text {OUI }}}{F_{S W} \times \Delta \mathrm{I}} \times \frac{\mathrm{V}_{\text {OUT }}}{V_{\mathrm{IN}}} \tag{12}
\end{equation*}
$$

for this example we'll use:
$\mathrm{V}_{\text {IN }}=20 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$
$\Delta \mathrm{I}=20 \% * 6 \mathrm{~A}=1.2 \mathrm{~A}$
$F_{S W}=300 \mathrm{KHz}$.
therefore
$L \approx 6 \mu \mathrm{H}$

## Output Capacitor Selection

The output capacitor serves two major functions in a switching power supply. Along with the inductor it filters the sequence of pulses produced by the switcher. and it supplies the load transient currents. The output capscior requirements are usually dictated thy ESR. Inductur ripple current ( $\Delta t$ ) and the allowable ripple woltage ( $\Delta V$ ).

$$
\begin{equation*}
\mathrm{ESR}<\frac{\Delta V}{\Delta I} \tag{13}
\end{equation*}
$$

In addition, the capacitor's ESR munt be low enough to allow the converter 10 stay in regulation during a load step. The ripple voltage due to ESR for the converter in Figute 5 is 120 mV P-P. Some additional ripple will appeat due to the capacitance value itself:

$$
\begin{equation*}
\Delta v=\frac{\Delta!}{C_{O L T T} \times 8 \times F_{S u}} \tag{14}
\end{equation*}
$$

which is only about $1.5 \mathrm{mi} V$ for the conventer in Figure 5 ans can be ignored.

The capacitor nust also be rated to withstand the RMS current which is approximately $0.3 \times(\Delta$ ) , or about 400 mA for the converter in Figure 5. High frequency decoupling capacitors should be placed an close to the loads as physically possible.

## Input Capacitor Selection

The input capacitor should be selectet by its ripple current rating

## Two-Stage Converter Case

In DDR mode (Figure 4), the VTT power input is powered by the VDDQ output, therefore all of the input capacitor ripple current is produced by the VDDQ converter. A conservative estimate of the output
currem required for the 2.5 V regulator is:

$$
\mathrm{s}_{\mathrm{REG}}=1_{\mathrm{VHDO}}+\frac{\mathrm{s}_{\mathrm{TII}}}{2}
$$

As an example, if average $\mathrm{I}_{\mathrm{VDDQ}}$ is 3 A . and average $\mathrm{I}_{\mathrm{VTr}}$ is IA. I YDDQ current will be about 3.5 A . It average input toleage is 16 V , RMS input ripple current will be

$$
I_{\text {RMS }}=I_{O 1 \operatorname{TIMAX}} \sqrt{D-D^{?}}
$$

where $D$ is the duty cycle of the PWMI converter:

$$
\begin{equation*}
\mathrm{D}<\frac{\mathrm{V}_{\mathrm{OtT}}}{V_{\mathrm{IN}}}=\frac{2.5}{16} \tag{16}
\end{equation*}
$$

## theretore:

$$
\begin{equation*}
I_{\text {RA. }}=3.5 \sqrt{\frac{2.5}{16}\left(\frac{2.5}{16}\right)^{2}}=1.49 \mathrm{~A} \tag{17}
\end{equation*}
$$

## Dual Converter $180^{\circ}$ phased

In Dual mode (Figure 5), hoth converters contribute to the capacitor input ripple current. With each converter operating $180^{\circ}$ out of phase, the RMS currents add in the following fashion:

$$
\begin{aligned}
& I_{R S S S}=\sqrt{\left.I_{R M S t t_{1}}+I_{R M S 12}\right\}^{2} \text { or }} \\
& I_{R S S S}=\sqrt{\left(I_{1} 1^{2}(D)_{1}-D_{1}^{2}\right)+\left(l_{2}\right)^{2}\left(D_{2}-D_{2}^{2}\right)}
\end{aligned}
$$

which tor the dual 3 A converters uf Figure S, caleulates to:

$$
I_{\text {RMS }}=1.4 \mathrm{~A}
$$

## Power MOSFET Selection

Losses in a MOSFET are the sum of its switching ( $P_{s w}$ ) and conduction ( $\mathrm{P}_{\mathrm{CONJ}}$ ) losses.

In typical applications. the FANS 236 converter's output woltage is how with respect to its input voltage, therefore the Lower MOSFET (Q2) is conducting the full load current for most of the cycle. Q2 should therefore be selected to minimire conduction lossev, therehy selecting a MOSFET with low R $\mathrm{R}_{\text {OMON: }}$.

In contrast, the high-side MOSFET (Q) ) has a much shorter duty cycle and it's conduction loss will therefore have less if an impact. QI. however. sees most of the switching lusses. so Of's primary selection criteria should be gate charge.

## High-Side Losses:

Figure 15 show: a MOSFET's nwitching interval, with the upper graph being the voltage and currett on the Drait to Source and the lower graph detailing $\mathrm{V}_{\mathrm{GS}}$ is. time with a constant current charging the gate. The x -axis therefore is also representative of gate charge $\left(Q_{\mathrm{G}}\right) \cdot \mathrm{C}_{\mathrm{ISS}}=\mathrm{C}_{\mathrm{GD}}+\mathrm{C}_{\mathrm{GS}}$. and it controls 11.12 , and $t 4$ timing. $C_{G D}$ receives the current from the gate driver during t 3 (as $\mathrm{V}_{\mathrm{IS}}$ is falfing). The gate charge $\left(Q_{( }\right)$parameters on the lower graph are either specitied ur can be derived trom MOSFET datanheets.

Assuming switching losses are about the same for both the fising edge and falling edge, QI's switching losses, ocur during the shaded time when the MOSFET has voltage across it and current through it.

These losses are given by:
$P_{1 \text { INER }}=P_{S W}+P_{\text {(ONA }}$
|19al
$P_{(x p l k}$ is the upper MOSFET'stotal losses. and $P_{S w}$ and $P_{\text {Cond }}$ are the switching and conduction losses for a given MOSFET. R DSow, is at the maximum junction temperature $\left\{T_{\jmath}\right\}_{\mathrm{g}} \mathrm{I}_{\mathrm{g}}$ is the switching period (rise or fall time) and is $\mathrm{t}_{2}+\mathrm{t} 3$ Figure 15.

The driver's impedance and $\mathrm{C}_{15 s}$ determine t2 while t3s period is controlled by the drivers impedance and $Q_{(i)}$. Since mosi of ${ }^{1}$ occurs when $V_{G S}=V_{\text {sp }}$ we can use a constant current aswumption for the driver to simplity the calculation of $t_{s}$ :


Figure 16. Switching losses and $Q_{G}$


$$
\begin{equation*}
I_{S}=\frac{Q_{G S S}}{I_{D R 1 W I R}}=\frac{Q_{G H S}}{\left(\frac{V C C-V_{S P}}{R_{D R I I R R}+R_{G A T E}}\right)} \tag{20}
\end{equation*}
$$

Most MOSFET vendors specify $\mathrm{Q}_{\mathrm{GD}}$ and $\mathrm{Q}_{\mathrm{Gs}} . \mathrm{Q}_{\mathrm{Gi} \text { su; }}$ can be determined as: $\mathrm{Q}_{\mathrm{Gisw}}=\mathrm{Q}_{\mathrm{GD}}+\mathrm{Q}_{\mathrm{GS}}-\mathrm{Q}_{\mathrm{TH}}$ where $\mathrm{Q}_{\mathrm{TH}}$ is the the gate charge required to get the MOSFET to it's threshold $\left(\mathrm{V}_{\mathrm{TH}}\right)$. For the high-side MOSFET. $\mathrm{V}_{\mathrm{DS}}=$ VIN. which can be as high as ? 0 V in a typical portable application. Care should also be taken to include the delivery of the MOSFET s gate power ( $\mathrm{P}_{\text {( AATE }}$ ) in calculating the power dissipation required for the FAN5236:

$$
\begin{equation*}
P_{6, \Delta T}=Q_{\mathrm{G}} \times V C C \times F_{S H} \tag{121}
\end{equation*}
$$

where $Q_{G}$; is the tetal gate charge to reach VCC.

## Low-Side Losses

Q2. however, switches on or off with its parallel shottky diove conducting, therefore $V_{D S} \approx 0.5 \mathrm{~V}$. Since $P_{S w}$ is proportional to $\mathrm{V}_{\mathrm{DS}}$, Q2's switching losses are negligible and we can select Q 2 based on $\mathrm{R}_{\mathrm{DSIO}}$, only.

Conduction losses for Q2 are given by:

$$
\begin{equation*}
\left.P_{(o n n)}=(1-1)\right) \times 1_{i, 1} i^{2} \times R_{D \operatorname{ston})} \tag{1221}
\end{equation*}
$$

where $R_{\text {DSiosi, }}$ is the $R_{\text {DSson, }}$ of the MOSFET at the highest operating junction temperature and
$\mathrm{D}=\frac{V_{0 l T}}{V_{\text {IS }}}$ is the minimum duty cyele for the converter.
Since $D_{\text {MIN }}<20 \%$ for portable computers. (1-D) $\approx 1$ produces a conservative result, further simplifying the calculation.

The maximum power dissipation ( $\mathrm{P}_{\mathrm{t} \times \mathrm{max}}$ ) is a function of the maximum allowable die temperature of the low-side MOSFET, the $\theta_{\mathrm{J}-\mathrm{A}}$, and the maximum allowable ambient temperature rise:

$$
\begin{equation*}
P_{\text {D(MAA) }}=\frac{T_{\text {IMMAXI }} \cdot T_{A M M A X I}}{\theta_{J}-A} \tag{23}
\end{equation*}
$$

$\theta_{\mathrm{J}-\mathrm{A}}$. depends primarily on the amount of PCB area that can be devoted to heat sinking (see FSC app note AN-1029 for SO-8 MOSFET thermal information).

Figure 17. Drive Equivalent Circuit

$$
\begin{aligned}
& \left.P_{5 k}=\frac{V_{11,2} \times I_{1}}{2} \times 2 \times t_{5}\right)_{5 w} \\
& P_{\text {CONI }}=\frac{V_{\text {OHI }}}{V_{\text {IN }}} \times I_{\text {OHIT }} \div R_{\text {(BSHON }}
\end{aligned}
$$

## Layout Considerations

Swithing converters. evern during nurmal uperation. produce short pulses of cortent which could catase subsam. tial ringing and be a source of EMI if layout constrains are now observed.

There are wo sels of eritical components in a DC-DC converter. The switching power componentis process large amoums of energy at high fate and atre noise gencrators. The low power components responsible fir bias and leedbick functions are sensitive to nome

A multi-layer primed circuit board is recommended. Dedicate one solid layer for a ground planc. Dedicate amother solid layer as a power plane and break this plame into smaller islands of common voltage levels.

Notice alli the nodes that are subjected to high $d V / d o$ woltage swing such as SW, IfDRV and LDRV, for example. All surrounding circuitry will tend to couple the sienals trom these noder through stray capaciabec. Do no onersise copper traces comected to these nodes. Do not plate traces connected to the feedhack components adjacent to these Traces. It is not recommended to use High Density Interconnect Systems. or micro-vits on these signals. The une of hlind or buried vias should be limited to the low current signals only. The use of nommal thermal wias is left to the diseretion wf the dexigner.

Keer the wirting traces from the IC to the MOSFEE gate and source as shor ats powible and capable of handling peak curreats of 2 A . Minimize the area within the gate-source pah so reduce shay inductance amd eliminate parasitic ringing at the gate.

Locate small eritical componems like the soft-start capaciont and curent sense revistors as slone as possible to the respec. lise pins of the $\mathbf{I C}^{\circ}$.

The FANS 236 utilize advanced patkaging technologies With lead pitches of 0. (omm. High pertomance analog semiconductors utilizing narrow lead spacing may require special considerations in PWB design and manutiacturing It is critical to maintain proper cleanliness of the area surrounding there devices.

## Mechanical Dimensions

28-Pin QSOP

| Symbol | Inches |  | Millimeters |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | 0.053 | 0.069 | 1.35 | 1.75 |  |
| A1 | 0.004 | 0010 | 0.10 | 0.25 |  |
| A2 | $\cdot$ | 0.061 | . | 1.54 |  |
| B | 0008 | 0012 | 0.20 | 0.30 | 9 |
| C | 0.007 | 0.010 | 0.18 | 0.25 |  |
| D | 0.386 | 0.394 | 9.81 | 10.00 | 3 |
| E | 0.150 | 0.157 | 3.81 | 3.98 | 4 |
| e | 0.025 BSC |  | 0.635 ESC |  |  |
| H | 0228 | 0244 | 580 | 6.19 |  |
| h | 0.0099 | 0.0196 | 026 | 0.49 | 5 |
| L | 0.016 | 0.050 | 0.41 | 1.27 | 6 |
| N | 28 |  | 28 |  | 7 |
| 4 | 0 | 8 | 0 | 8 |  |

## Notes:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions shall not exceed $0.25 \mathrm{~mm}(0.010$ inch) per side.
4. Dimension "En does not include interlead flash or protrusions. Interlead $f$ lash and protrusions shall not exceed $0.25 \mathrm{~mm}(0.010$ inch) per side.
5. The chamber on the body is optional. If it is not present a visual index feature must be located within the crosshatched area.
6 "L" is the length of terminal for soldering to a substrate.
7 "N" is the maximum number of terminals.
6. Terminal numbers are shown for reference only

9 Dimension " $\mathbf{B}$ " does not include dambar protrusion. Allowable dambar protrusion shall be $0.10 \mathrm{~mm}(0.004$ inch) total in excess of " B " dimension at maximum material condition.
to Controlling dimension INCHES Converted millimeter dimensions are not necessarily exact.
 $=\rightarrow \quad \rightarrow-B \quad \begin{aligned} & \text { SEATING } \\ & \text { PLANE } \\ & -C-1 \\ & \text { LEAD COPLANARITY }\end{aligned}$
 [occicc

FAN5236

## Mechanical Dimensions

28-Pin TSSOP


LAND PATTERN RECOMMENDATION


A|0.13@|A $\mathrm{B}(\mathrm{S}) \mathrm{C}(\mathrm{S})$

DIMENSIONS ARE IN MILLIMETERS

NOTES
A. Conforms to JEDEC registration MO.153, variation $A B$, Ref Note 6, dated 7/93.
B. Dimensions are in millimeters.
B. Dimensions are in millimeters.

D Dimensions and Tolerances per ANsI Y 14.5M 1982


DETAIL A

## Ordering Information

| Part Number | Temperature Range | Package | Packing |
| :---: | :---: | :---: | :---: |
| FAN5236QSC | $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QSOP-28 | Rails |
| FAN5236QSCX | $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QSOP-28 | Tape and Reel |
| FAN5236MTC | $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TSSOP-28 | Rails |
| FAN5236MTCX | $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TSSOP-28 | Tape and Reel |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO
ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to periorm when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life suppori device or system whose tailure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## www.fairchildsemi.com

# This Page Intentionally Left Blank 

## Appendix G

## Fairchild Specifications for FAN8702

## FAN8702/FAN8702B

## 6-Channel DSC Motor Driver

## Features

- Independent 6 -Channel H -Bridge.
- Output Current up to 600 mA (Each Channel)
- Constant Current Control on CH5 and CH6.
- Constant Voltage Control on CHI,2,3 and CH4
- Built in Brake Function on CH3.4 and CH6.
- Built in Short Through Protection.
- Low Saturation Voltage
- Low Voltage operation.
- Built in Reference Voltage.
- Built in Thermal Shut Down.


## Description

The FAN8702 is designed for portable equipments such as DSC and video camera. It consists of 2 constant current and 4 constant voltage drive blocks suitable for shutter. auto-focus, iris and zoom motor drive.


## Ordering Information

| Device | Package | Operating Temp. |
| :---: | :---: | :---: |
| FAN8702 | 48 -LQFP-0707 | $-20^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| FAN8702B | 48 -LQFP- 0707 | $-20^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| FAN8702_NL | 48 -LQFP- 0707 | $-20^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| FAN8702B_NL | 48 -LQFP-0707 | $-20^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |

Note
NL: Lead Free

## FAN8702/FANB702B

## Pin Assignments



Pin Definitions

| Pin Number | Pin Name | I/O | Pin Function Description | Remark |
| :---: | :---: | :---: | :---: | :---: |
| 1 | [ 1 | 1 | Logic Input 1 | - |
| 2 | IN 2 | I | Logic Input 2 | - |
| 3 | IN 3 | I | Logic Input 3 | - |
| 4 | IN 4 | । | Logic Input 4 | - |
| 5 | IN 5 | I | Logic Input 5 | - |
| 6 | IN 6 | I | Logic Input 6 | - |
| 7 | IN 7 | 1 | Logic Input 7 | - |
| 8 | IN 8 | 1 | Logic mput 8 | - |
| 9 | IN 9 | 1 | Logic Input 9 | - |
| 10 | IN 10 | 1 | Logic Input 10 | - |
| 11 | IN 11 | 1 | Logic Input 11 | - |
| 12 | IN 12 | 1 | Logic Input 12 | - |
| 13 | INHD | 1 | Voltage Adjust for Vref | - |
| 14 | SGND | P | Signal Ground | - |
| 15 | NC | - | Non Connection | - |
| 16 | VDD | P | Supply Voltage (Logic Voltage) | - |
| 17 | FC2 | A | Compensation 2 | - |
| 18 | FC1 | A | Compensation 1 | - |
| 19 | NC | - | Non Connection | - |
| 20 | VCC2 | P | Supply Voltage (Current Drive2) | - |
| 21 | VB2 | P | Supply Voltage (Voltage Drive2) | - |
| 22 | NC | - | Non Conmection | - |
| 23 | PGND | P | Power Ground | - |
| 24 | OUT8 | A | Voltage Driver OUT8 | $\cdot$ |
| 25 | OUT7 | A | Voltage Driver OUT7 | - |
| 26 | OUT6 | A | Voltage Driver OUT6 | - |
| 27 | OUT5 | A | Voltage Driver OUT5 | - |
| 28 | OUT 12 | A | Current Driver OUT12 | - |
| 29 | RFG2 | A | Current Sensing2 | - |
| 30 | OUT11 | A | Current Driver OUT11 | - |
| 31 | OUT10 | A | Current Driver OUT10 | - |
| 32 | RFG1 | A | Current Sensing 1 | - |
| 33 | OUT9 | A | Current Driver OUT9 | - |
| 34 | OUT4 | A | Voltage Driver OUT4 | - |
| 35 | OUT3 | A | Voltage Driver OUT3 | - |
| 36 | OUT2 | A | Voltage Driver OUT2 | - |
| 37 | OUT1 | A | Voltage Driver OUT1 | - |
| 38 | PGND | P | Power Ground | - |
| 39 | NC | - | Non Connection | - |
| 40 | VB1 | P | Supply Voltage (Voltage Drive1) | - |
| 41 | VCC1 | P | Supply Voltage (Current Drive1) | - |

## FAN8702/FAN8702B

Pin Definitions (Continued)

| Pin Number | Pin Name | I/O | Pin Function Description | Remark |
| :---: | :---: | :---: | :--- | :---: |
| 42 | VREF | A | Reference Voltage Out | - |
| 43 | VC1 | A | Voltage Adjust for Out 1-4 | - |
| 44 | VC2 | A | Voltage Adjust for Out 5~8 | - |
| 45 | ISH | A | Voltage Adjust for Shutter(Out9~10) | - |
| 46 | IAE | A | Voltage Adjust for IRIS(Out11~12) | - |
| 47 | NC | - | Non Connection | - |
| 48 | NC | - | Non Connection | - |

## Internal Block Diagram



FANB702/FAN8702B
Equivalent Circuits

| IN1 - IN 12, INHD Input | VC1, VC2 |
| :---: | :---: |
|  |  |
| ISH, IAE | FC1, FC2 |
|  |  |
| RFG1, RFG2 | VREF |
|  |  |

Equivalent Circuits (Continued)
Out1~Out4

## FAN8702/FAN8702B

Absolute Maximum Ratings ( $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Power Supply Voltage | VBMAX | 10.5 | V |
| Maximum Power Supply Voltage | VCCMAX | $-\cdots .5$ | V |
| Maximum Approval Voltage To Input Pin | VINMAX | 10.5 | V |
| Maximum Approval Voltage To Output Pin | VOUTMAX | 10.5 | V |
| Maximum Output Current | IOUTMAX | 600 | mA |
| Maximum Power Dissipation | PdMAX | 1000 | mW |
| Operating Temperature | TOPR | $-20 \sim+80$ | C |
| Storage Temperature | TSTG | $-55-+150$ | C |

## Power Dissipation Curve (Air condition $=0 \mathrm{~m} / \mathrm{s}$ )



Note:
PCB Condition: Thickness ( 1.6 mm ). Dimension ( $76.2 \mathrm{~mm}+114.3 \mathrm{~mm}$ )
Refer: EIAIJ SED 51-2 \& EIA/J SED 51-3
JESD51-2 : Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection(Still Air)
JSED51-3: Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
Should not exceed PD or ASO value
Recommended Operating Conditions ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Range | VB1,2 | 2.2 | - | 6.5 | V |
| Operating Voltage Range | VCC1,2 | 2.2 | - | 6.5 | V |
| Logic Input High Level | VINH | 1.8 | - | 7.0 | V |
| Logic Inpu: Low Level | VINL | -0.3 | - | 0.4 | V |

## Electrical Characteristics

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VB} 1=\mathrm{VB} 2=\mathrm{VCC} 1=\mathrm{VCC} 2=\mathrm{VDD}=2.4 \mathrm{~V}\right)$

| Block | Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total | Stand-by Current | ISTB | $\mathrm{VB}=\mathrm{VCC}=\mathrm{VDD}=7.0 \mathrm{~V}$ | - | - | 1.0 | $\mu \mathrm{A}$ |
|  | Operating Consumption Current 1 | ICC1 | IN1-, IN8 (1Phase) $1 \mathrm{OV}=200 \mathrm{~mA}$, Note 1 | - | 8 | 11 | mA |
|  | Operating Consumption Current 2 | ICC2 | IN1~\|N8(2Phase) IOV $=400 \mathrm{~mA}$, Note 1 | - | 17 | 25 | mA |
|  | Operating Consumption Current 3 | 1 CC 3 | IN5~\|N8(Brake) Note2 | - | 16 | 25 | mA |
|  | Operating Consumption Current 4 | ICC4 | IN9~/N12(1 phase) 101=200mA, Note1 | - | 6 | 11 | mA |
|  | Operating Consumption Current 5 | ICC5 | IN11.IN12(Brake)Note2 | - | 16 | 25 | mA |
|  | Reference Voltage Output Voltage 1 | VREF1 | IREF $=-1 \mathrm{~mA}, \mathrm{INHD}=\mathrm{L}$ | 0.95 | 1.0 | 1.05 | V |
|  | Reference Voltage Output Voltage 2 | VREF2 | IREF $=-1 \mathrm{~mA}$, $\mathrm{NHHD}=\mathrm{H}$ | 0.64 | 0.67 | 0.70 | V |
|  | Logic Input High Current | IINH | $\mathrm{VIN}=5.0 \mathrm{~V}$ | - | 60 | 90 | $\mu \mathrm{A}$ |
|  | Logic Input Low Current | IINL | VIN $=0.0 \mathrm{~V}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
|  | Thermal Shutdown | THD | - | - | 150 | - | C |
| Current driver | Output Current 1 | 10 | $\begin{aligned} & \text { RFG }=1.082, \\ & I S H=0.3 \mathrm{~V} \end{aligned}$ | 282 | 300 | 318 | mA |
|  | Output Saturation Voltage (PNP+NPN) | VSAT1 | $10=0.3 \mathrm{~A}$ | - | 0.4 | 0.6 | V |
| Voltage driver | Output Voltage 1 | vo | $\mathrm{VC} 1.2=0.4 \mathrm{~V}$ | 1.9 | 2.0 | 2.1 | $\checkmark$ |
|  | Output Saturation Voltage (PNP+NPN) | VSAT2 | $10=0.2 \mathrm{~A}$ | - | 0.35 | 0.50 | V |

## Note:

1. ICC1, ICC2, ICC4 is sum of the current consumption VB1, VB2, VCC1, VCC2 Ine.
2. ICC3, ICC5 is sum of the current consumption VB1, VB2,VCC1, VCC2 and VDD line.

FAN8702/FAN8702B
Operation Truth Table


## Application Information

## 1. Current Drive Output Current Setting



Motor current is determined by ISHIAE voltage and Rs sensing resistance and calculated by the formula below considering $R w$. Gencrally internal bonding and metal resistance $R w$ is around $0.05 \Omega$.

$$
\text { Motor Current }=\frac{\text { ISH or IAE Input Voltage }}{R_{S}+R_{W}}
$$

## 2. Current Drive Block1(CH5)



If there is no capacitor on the exterior of the FC' terminal or low capacitance is used, it may cause oscillation or overshoot at output terminal. The output stage will not be operating until FCI terminal voltage reaches around 0.7 V (Typical)
The output response time depends on the FCI capacitance and interval of Input signal. Generally, the quick charging time is 10us-20us. To minimize the delay time difference in the output response between high-speed shutter and bulb shutter a quick charging circuit is built in.

## FAN8702FFAN8702B



## 3. Current Drive block2(CH6)


 circuit in current driceて。


## 4. Voltage Drive Block

The output voltage as much as 5 times the input voltage VC1,V(2 is produced in the range of motor power VBI VB2. If output oxcillation oceur during constant voltage drive, then (1.(H) IF - O) IuF capacitor should be installed on the both sides of the output.


## 5. H-Bridge Drive Mode

A H-bridge drive mode can be mplemented using the current drive bleck or the voltage drise block.

## 1) H-bridge drive using current drive block

The current drive block using the H -bridge method can be operated with ISH AF cunnected to VREF or supply inpat. with the FC terminal open and sensing terminal connected to ground.


## FANB702FANB702B

## 2) H-bridge drive using voltage drive block

When VB1 and VB2 power is less than 5 V . VC1 VC2 input should be connected to VREF or motor supply and VB1 and VB2 power is more than 5 V . VCliVC 2 input should be connected to motur supply. In H-bridge drive mode, a capacitor to prevent osceillation is not necessary on both sides of the output.


## 6. Short through protection

When a motor is driven, highlow side TR turn on simulataneously. This range may cause power to be shorted to ground momentarily. To prevent a short through, output is generated with a $!$. 8us(typical) delay after a high input signal.


## 7. Brake function

The brake function is built in Ch3 ${ }^{4}$ and $\mathbf{C H}$. Using the $\mathbf{H} H$ signal on inpu, it is designed so that a short brake is operated on output.

## 8. Power Supply

VB1.VB2, VCCl and VCC are separated for motor power of AN N 702 and VDO is used for If logic power.
VB1,VB2.VCC1 and VCC2 are cortespond to H -bridge 1-2. H-bridge 3-4, H-bridge 5 and H -bridgen.
9. Thermal shutdown

When thermal shut down is activated, all the outputs become off exeept for VREF.

## Typical Application Circuits 1



## FAN8702/FAN8702B

Package Dimensions (Unit: mm)


## disclaimer

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY IIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose faslure to perform can be reasonably expected to cause the failure of the life support device or system. or to affect its safety or effectiveness.

## Glossary

| ACMs | Adaptive Computing Machines. |
| :--- | :--- |
| Active components $\quad$Transistors like NPN, PNP, NMOS, CMOS <br> etc. The specialty of a transistor is that it can <br> amplify, namely yield an output electrical <br> signal bigger than the signal at its input. For <br> this reason these devices are characterized as <br> "active". |  |
| Air gap | The gap in the typically doughnut shaped <br> magnetic core of an inductor. The gap width <br> times the area of the doughnut cross section <br> is the volume in which the inductor's energy <br> is stored. |
| ANSYS | ANSYS, Inc.-computer-aided engineering <br> technology and engineering design analysis <br> software products and services. |
| BCD | Bipolar-CMOS-DMOS. |
| Bipolar | The process technology yielding NPN and <br> PNP transistors. |
| Bricks | A circuit built with bipolar transistors such <br> as NPN and PNP transistors. |
| A DC-DC converter built according to |  |

\(\left.$$
\begin{array}{ll}\text { BOM } & \begin{array}{l}\text { Bill Of Materials. }\end{array} \\
\text { Boost } & \begin{array}{l}\text { A device or technique that produces an output } \\
\text { voltage above the input voltage. }\end{array} \\
\text { Buck converter } & \begin{array}{l}\text { A voltage regulator that produces an output } \\
\text { lower than its input. Also called step down (and } \\
\text { sometimes step-down) converter. The term } \\
\text { "buck" appears to be just another reference to } \\
\text { the lower value of the output or as the }\end{array}
$$ <br>
American Heritage Dictionary puts it "of the <br>

lowest rank in a category."\end{array}\right\}\)| Step down regulator (buck) for DSP core. |
| :--- |


| D flip-flop | A logic memory device that transfers to the <br> output (Q) the logic data (D) present at its input <br> when the positive edge of a clock pulse <br> (positive edge triggered DFF) hits the CLK |
| :--- | :--- |
| input. A second output (Q/) reproduces an |  |
| inverted copy of the data present at the Q |  |
| output. |  |

Discrete power
MOSFET

A single MOSFET transistor housed in a three terminal package and built to process high levels of power. "Discrete" refers to its 'single' nature and is used as opposed to "Integrated Circuit" which refers to a collection of a high number of transistors on board of a single die.

Disrupting technology A new technology that enters an established market served by an existing technology and gains acceptance thanks to lower cost. Often disrupting technologies start as low cost and low performance technologies and are ignored by the establishment. After a few learning cycles the disrupting technology is better and cheaper than the existing technology, killing it.

DMOS
Double Diffused MOS. A special type of power MOSFET transistor.

| Doped | In order to create semiconductors the atomic structure of silicon is altered (doped) by the introduction of atoms of certain other materials (dopants). |
| :---: | :---: |
| DSP | Digital Signal Processing. |
| DSP Core | The processing unit in the DSP, as opposed to the periphery or I/O section. |
| DSTB | Digital Set-Top Box. |
| Duty cycle | The proportion of time during which a component, device, or system is operated. The duty cycle can be expressed as a ratio (0 to 1) or as a percentage ( 0 to $100 \%$ ). |
| EMI | Electromagnetic Interference. |
| Energy management | The technique of optimizing energy delivery with minimum waste. For example a voltage regulator can produce a well regulated output voltage and waste a lot of energy in the process due to poor efficiency. Typically it costs more to deliver the same performance with less waste. |
| ESI | Equivalent Series Inductance. |
| ESR | Equivalent Series Resistor. |
| Feature phones | High end cellular telephones equipped with features like camera, secondary display etc. |
| Flip-flop | A digital logic circuit tht can be switched back and forth between two states (high and low, or on and off). |
| Fly-back converter | An isolated converter architecture in which the energy is stored in the air gap of a gapped transformer during the first (active) part of the cycle and transferred to the output in the second part. One of the simplest isolated architectures and it is best suited to handle low levels of power. |

\(\left.$$
\begin{array}{ll}\text { Forward converter } & \begin{array}{l}\text { An isolated converter architecture in which the } \\
\text { energy is transferred to the output during the } \\
\text { first (active) part of the cycle and stored in the } \\
\text { output inductor in the second part of the cycle. } \\
\text { This architecture is suited for higher levels of } \\
\text { power than the flyback converter. }\end{array} \\
\text { Foundry houses } & \begin{array}{l}\text { Chip fabrication facilities that can produce } \\
\text { chips for companies that are fab-less. }\end{array} \\
\text { FSB } & \begin{array}{l}\text { Front System Bus. }\end{array} \\
\text { Green mode } & \begin{array}{l}\text { A mode of operation in which the device } \\
\text { consumes less than a Watt in stand-by mode. }\end{array} \\
\text { GSM power conversion operation in green mode. }\end{array}
$$ \quad \begin{array}{l}Global System Mobile; a communications <br>

standard.\end{array}\right\}\)| Cellular telephone handset. |
| :--- |

Inherently fast

Integrated circuit

## Interleaved multiphase regulation

| Interleaving | The act of paralleling and time spacing <br> multiple regulators. |
| :--- | :--- |
| I/O | Input/Output. |
| Kirk effect | A dramatic increase in the transit time of a <br> bipolar transistor caused by high current <br> densities. |
| $\mathbf{L C D}$ | Liquid-Crystal Display. |

## Leading edge

Leading edge modulation

LDO Low Dropout Regulator. This regulator can work with a small difference between supply and output voltage.
A circuit that is fast because of its nature. For example a sequential circuit can be said to be inherently slow because it will need several clock cycles before executing a command. Conversely, a hard wired circuit can be implemented for maximum speed.

A collection of transistors connected to perform a given function all fabricated on a single silicon die.

The paralleling and time spacing of multiple regulators.

The act of paralleling and time spacing multiple regulators.

Input/Output.
A dramatic increase in the transit time of a bipolar transistor caused by high current densities.

Liquid-Crystal Display.

An electric pulse is made of a rising or leading edge a flat top and a falling or trailing edge.

In leading edge modulation the control loop time-shifts the pulse's leading edge to change the duty cycle. Conversely in trailing edge modulation the control loop time-shifts the pulse's trailing edge to change the duty cycle.

Light Emitting Diode.
Lithium-Ion cell. The sign " + " is short hand for a (positively charged) Ion.

| MCH | Memory Channel Hub. |
| :---: | :---: |
| MCU | Micro Controller Unit. |
| Mesa | An early type of transistor whose topology resembled that of a broad, flat-topped elevation with one or more clifflike sides, common in the southwest United States. |
| Microcontroller-based control architecture | A voltage regulator architecture in which the control loop is implemented by a sequential machine like a general purpose microcontroller as opposed to dedicated, hard wired circuitry. |
| Mixed | As in mixed signal processes. Processes that are capable of integrating on the same piece of silicon MOS and Bipolar transistors, which typically require different processes. |
| MOS | Metal Oxide Semiconductor |
| MOSFET | Metal Oxide Semiconductor Field Effect Transistors. |
| Multiphase interleaved buck converter | A buck converter resulting from the paralleling and time spacing of multiple regulators. |
| N-MOS | Short for negative-channel metal-oxide semiconductor. A type of semiconductor that is negatively charged so that transistors are turned on or off by the movement of electrons. In contrast, P-MOS (positive-channel MOS) works by moving electron vacancies (holes). |
| N-type material | A semiconductor material like silicon doped with materials from Column $V$ of the periodic table of elements such as phosphorous that have an excess of negatively charged free electrons. |
| NAND gate | Negative AND gate. An AND gate performs the 'and' logic function of producing a logic output equal to the product of the logic inputs (like in $1 \times 1=1$ and $1 \times 0=0$ ). The NAND gate takes the result of the AND gate and inverts it. |

OEM
Opamp
P-MOS
P-type material
Passive components

## Peak current-mode control

PFC

PFM

Poles

## POL

Power management

Original Equipment Manufacturer.

Operational Amplifier.
Short for positive-channel metal oxide semiconductor. A type of semiconductor that is positively charged so that transistors are turned on or off by the movement of holes. In contrast, $\mathrm{N}-\mathrm{MOS}$ (negative-channel MOS) works by moving electrons.

A semiconductor material like silicon doped with materials from Column III of the periodic table of elements such as boron that have an excess of positively charged holes.

Resistors, capacitors, inductors, diodes etc. A network built only with such components will always yield an output electrical signal smaller than the signal at its input. Because of their inability to amplify signals these components are characterized as 'passive'.

A type of current-mode control in which the value controlled is the current peak.

Power Factor Correction.

Pulse Frequency Modulation.
The complex frequencies that make the overall gain of the filter transfer function infinite.

Point Of Load.

The discipline of powering the circuits in an electronic appliance or transforming raw AC line electricity into finely regulated circuits that can power up delicate circuits like microprocessors and DSPs. Power here is counter posed to Signal, the business of providing computing, amplification, video, or audio capabilities.
\(\left.\left.$$
\begin{array}{ll}\text { PSUs } & \begin{array}{l}\text { Power Supply Units. } \\
\text { PWM } \\
\text { Pulse Width Modulator }\end{array} \\
\text { Reference voltage } & \begin{array}{l}\text { Pulse Width Modulation controller. A type of } \\
\text { switching regulator control technique. }\end{array} \\
\text { A stable, known voltage level that is referred to } \\
\text { in order to compare any other voltage level in } \\
\text { the application. }\end{array}
$$\right\} $$
\begin{array}{ll}\text { RF section } & \begin{array}{l}\text { Receiving block. }\end{array} \\
\text { RX block } & \begin{array}{l}\text { Single Data Random Access Memory. }\end{array} \\
\text { SDRAM } & \begin{array}{l}\text { Serial data bus. An I/O port that transfer data } \\
\text { serially on one or few wires. As opposed to a } \\
\text { parallel data bus. }\end{array} \\
\text { Set-Reset flip-flop } & \begin{array}{l}\text { A flip-flop is an electronic circuit that } \\
\text { alternates between two states. When current is }\end{array}
$$ <br>
applied, it changes to its opposite state (0 to 1 <br>

or 1 to 0).) A set-reset is on in which activating\end{array}\right\}\)| the "S" input will switch it to one stable state |
| :--- |
| and activating the "R" input will switch it to |
| the other state. |


| Smart phone | A device which would have the advanced <br> functionality of a handheld computing device, <br> a digital still camera, a global positioning <br> system, a music player, a portable television <br> set, a mobile phone, and more in one <br> convergent device. |
| :--- | :--- |
| Smooth | Slowly varying. |
| SMPS | Switch Mode Power Supply. |
| Snub network | A network typically made of a low value <br> resistor in series with a capacitor and <br> presenting high impedance in normal operation <br> and low impedance to spurious, fast varying <br> signals, thereby short circuiting them and <br> consequently preventing other networks it is <br> connected to from exposure to such fast <br> varying signals. |
| SOC | System On a Chip. |
| SOI | Silicon On Insulator. |
| SPICE deck | Simulation Program with Integrated Circuit |
| Emphasis. |  |


| TDMA | Time Division Multiple Access. |
| :---: | :---: |
| TFT | Thin-Film Transistors. |
| THD | Total Harmonic Distortion. |
| Time to market | The time it takes to develop a product and take it to market. |
| Trailing edge | An electric pulse is made of a rising or leading edge a flat top and a falling or trailing edge. |
| Trailing edge modulation | In trailing edge modulation the control loop time-shifts the pulse's trailing edge to change the duty cycle. Conversely in leading edge modulation the control loop time-shifts the pulse's leading edge to change the duty cycle. |
| TX block | Transmitting block. |
| Valley control | Short for Valley current mode control. |
| Valley current-mode control | A type of current-mode control in which the value controlled is the ripple current waveform valley. |
| Virtual prototype | A simulation of a device as opposed to a physical prototype. |
| VP | Voltage Positioning. |
| $V_{\text {cesat }}$ | Voltage between collector and emitter of a saturated transistor, namely one forced into heavy conduction. |
| $V_{\text {DD }}$ | Common symbol for a positive power supply voltage. |
| VLSI | Very Large Scale Integration. |
| Zeros | The complex frequencies that make the overall gain of the filter transfer function zero. |

# This Page Intentionally Left Blank 

## Further Reading

## Analog Design

Gray, P.R., and R.G. Meyer. Analysis and Design of Analog ICs. New York: Wiley.

Haskard, M.R., and I.C. May. Analog VLSI Design NMOS and CMOS. New Jersey: Prentice Hall.

Banzhaf, Walter. Computer-Aided Circuit Analysis using SPICE. New Jersey: Prentice Hall.

Sayre, Cotter W. Complete Wireless Design. New York: McGraw-Hill.
Antognetti, P., and G. Massobrio. Semiconductor Device Modeling with SPICE. New York: McGraw-Hill.

## Control Systems

Melsa, J.L., and D.G. Schultz. Linear Control Systems. New York: McGraw-Hill.

## Digital Design

Prosser, F.P., and D.E. Winkel. The Art of Digital Design. New Jersey: Prentice Hall.

KersHaw, John D. Digital Electronics. Boston: PWS-Kent.
Stout, D.F., and M. Kaufman. Handbook of Microcircuit Design and Applications. New York: McGraw-Hill.

Roth, Charles H. Jr. Fundamentals of Logic Design. Eagan, MN: West Publishing Company.

Taub, H., and D. Schilling. Digital Integrated Circuits. New York: McGraw-Hill.

## Motors

Sen, P.C. Principles of Electric Machines. New York: Wiley.
Robbins and Myers. DC Motors Speed Controls Servo Systems. Gallipolis, OH: Electro-craft.

Stan, Sorin G. 1998. The CD-ROM Drive. New York: Kluwer Academic Publishers.

Leenhouts, A.C. The Art and Practice of Step Motor Control. San Francisco: Intertec Communications.

## Power Electronics Devices

Baliga, B.J. Modern Power Devices. New York: Wiley
Williams, B.W. Power Electronics. New York: Wiley.
Blicher, Adolph. Field-Effect and Bipolar Power Transistor Physics. New York: Academic Press.

## Smart Power ICs

Antognetti, Paolo. Power Integrated Circuits. New York: McGraw-Hill.
Murari, B.B., F. Bertotti, and G.A. Vignola. Smart Power ICs. New York: Springer.

## Switching regulators

Ang, Simon S. Power-Switching Converters. New York: Dekker.
Lenk, Ron. Practical Design of Power Supplies. New Jersey: IEEE Press.
Chryssis, George. High Frequency Switching Power Supplies. New York: McGraw-Hill.

Severns, Rudolf P., and Gordon E. Bloom. Modern DC-to-DC Switchmode Power Converter Circuits. New York: Van Nostrand Reinhold Co.

Lenk, John D. Simplified Design of Switching Power Supplies. Burlington, MA: Butterworth-Heinemann.

Basso, Christophe P. Switch-Mode Power Supply SPICE Cookbook. New York: McGraw-Hill.

Erickson, R.W., and Dragan Maksimovic. Fundamentals of Power Electronics. New York: Kluwer Academic Publishers.

## Index

## Numerics

1-Watt Initiative 204
2.5 G mobile phone 127
2.5G technology 125-126

2 G handheld computer 129
2G technology 125-126
3G technology 125-126

## A

AC adapters 119-124
active operation 121
case temperature 120-121
no-load operation 121
power dissipation 119-120
solutions 121-122
wireless telephones 138-139
AC open loop gain 39-41
acceptor materials 11
ACE1502 microcontrollers 146-148
active clamps 87-96
active components 359
active cooling 206-211
efficiency of 207-209
implementation of 209-211
Peltier arrays 209-210
Stirling refrigerators 210
See also passive cooling
active droop 164
adaptive charging 98-99
adaptive computing machines
(ACMs) 133
Advanced Configuration and Power
Interface (ACPI) 166-168, 201

Advanced Graphics Port (AGP)
voltage regulator 159
air gap 65, 359
amplification 12
analog circuits 26
buck converters 49-64
elementary circuits 32-35
linear vs. switching 48-49
operational amplifiers 35-41
switching regulators 49
transistors 26-31
voltage references $41-45$
voltage regulators 46-48
See also digital circuits
analog modulators 56-57
ANSYS thermal simulator 120
anti-bouncing flip-flop 68-69
antimony 11
arsenic 11
Asynchronous Computer Peripheral Interface (ACPI) 159
audio amplifiers 129

## B

backlight 135-136, 148-150
ball grid array (BGA) 23
band-gap voltage reference 44
base collector junction 12
base current 27
battery charging 97-99
controllers 97
data conversion 98
discrete DMOS transistors 98
efficiency 97-98
battery charging (continued)
fast chargers 98-99
smart battery system 98-99
battery packs 137-138
behavioral model 82
bill of materials (BOM) 20, 118
bipolar 359
bipolar circuits 359
bipolar power transistors 6
bipolar transistors 10-14
vs. metal-oxide-semiconductor (MOS) transistors 30-31
voltage to current relation in 29-30
bipolar-CMOS-DMOS (BCD) process 18
Blackberry 5810133
blade server 104
Blue Angel label 203
Bluetooth 132
Bode plot 60
Boltzman constant 28
bonds 10-11
boost 360
boron 11
breadboards 88
bricks 175, 359
buck converters 49-64
analog modulators 56-57
ceramic capacitors 53-54
current mode 63
definition of 360
drivers 57
electrolytic capacitors 52-53
input capacitors 62
input conductors 61-62
input filters 61
monolithic 79-87
multiphase 176-177
output capacitors 52
power train 50-52
power train losses 55-56
valley control 71-79
See also flyback converters
buck xDSP core 360
buffer 35,360
bulk capacitors 162-164
bus voltage 116

## C

California Energy Commission 204
camera phones 152-155
Canon EOS300D Digital Rebel camera 216
capacitors 162-164
Carnot cycle 206-207
case temperature 120-121
CDMA (Code Division Multiple Access) 126, 139
CDMA2000 139
cellular telephones 127-128
cameras for 152-155
chargers 131
convergence 132-133
fuel gauging 131-132
future architectures 133-134
power management units 142-150
protection electronics 131
standards 126
See also wireless handheld devices
central processing unit
(CPU) 161-162
clock speed 171, 202
current sensing 166
duty cycle 162-164
dynamic voltage adjustment 164-166
output voltage 164
power supplies 174
regulator 159
voltage regulator 2-3, 20
Centrino mobile chips 3
ceramic capacitors 53-54
charge balance 21
charge controllers 129
charge coupled devices
(CCDs) 151-152
charge pumping 57,360
charge pumps 129
charge time 50
chargers 131
chip-scale package 18,360
circuits 25
analog 26
buck converters 49-64
digital 66-69
elementary 32-35
flyback converters 64-66
linear 48-49
operational amplifiers 35-41
switching 48-49
switching regulators 49
transistors 26-31
voltage references 41-45
voltage regulators 46-48
clock speed 171, 202
clock voltage regulator 159
CMOS operational amplifiers 37
CMOS transistors 17
Code Division Multiple Access
(CDMA) 126, 139
coefficient of performance (COP) 207
collector current 27
collectors 12-14
comparator 83
computing power distribution 175
conduction channel resistance 21
conduction losses 21
constant current drive (CCD) 214
constant voltage drive (CVD) 214
control loops 58-61, 63, 65, 114
controllers 97
convergence 132-133, 150
converters 98
Coulomb counting 131
coupled inductors 65
cross-talk 143
current mirrors 32,360
current mode 63
current ripple 51
current sensing 72-73, 166
current sourcing 12,32-33, 360
cutoff frequency 27

## D

D flip-flop 361
Darlington stage 361
data communications 192-198
AC power distribution 194-198
DC-DC conversion 195

FAN5092 buck converter 196-197
FAN5236 buck converter 197
KA5H0365 offline
converter 198
RC1585/7 linear regulators 198
DC power distibution 193
migration to converged voice/data/video IP 193
separate networks 193
data conversion 98
Dataquest 139
DC open loop gain 38-39
DC-DC converters 71-105
active clamps 87-96
bus voltage 116
data communications 195
digital power 100-103
high-power set-top boxes 187-189
low-power set-top boxes 191
mobile chargers 97-99
monolithic buck converter 79-87
valley control 71-79
wireless applications 129
DDR memories 178-185
average power
consumption 180-181
future trend 185
power dissipation 182
power management
architecture 178-179
standby operation 181
transient operation 181
worst case current
consumption 179-180
DDR2 memories 182
delay 75
depletion charge 54
depletion time 53
desktop systems 162
current sensing 166
duty cycle 162-164
dynamic voltage adjustment 164-166
motherboards $163,166-168$
output voltage 164
silver box 168
differential input stage 33
differential-to-single stage 34
diffusion 17
Digimax V50 digital camera 216
digital circuits 66-69
NAND gate 67
set-reset flip-flop logic device 68
See also analog circuits
digital control 100-101
digital control architecture 100, 361
digital power 100-103
board-level 103
chip design 102
digital control 100-101
integrated circuits 102
digital set-top boxes 185-192
architecture 185
high-power 186-189
AC-DC conversion 187
DC-DC conversion 187-189
low-power 190-191
AC-DC conversion 190
DC-DC conversion 191
power management 186-192
digital signal processing 132
digital still cameras 151
digital zoom 213-214
motors and motor drivers 214-216
power consumption 216
digital zoom 213-214
digitally controlled analog system 100, 361
diodes 11-12
discharge time 50
discrete power MOSFET 361
discrete power transistors 6
display boards 135
disrupting technology 126,361
distributed power 161
DMOS transistors 16-17,98
donor materials 11
double data rate SDRAM (DDR-
SDRAM) 178-185
average power
consumption 180-181
future trend 185
power dissipation 182
power management architecture 178-179
second generation 182
standby operation 181
transient operation 181
worst case current consumption 179-180
drivers 57
drooping 164
DSP core 362
dual MOSFETs 129
dual voltages 159
dual-core CPUs 2-3
duty cycle 162-164, 362
dynamic losses 55
dynamic voltage adjustment 164-166

## E

EDGE (Enhanced Data Rate GSM Evolution) 126
EEPROM 146
Efficiency Challenge 2004204
electrolytic capacitors 52-53, 164
electrons 10-11
elementary circuits 32-35
buffer 35
current mirrors 32
current sourcing 32-33
differential input stage 33
differential-to-single input stage 34
emitter-base junction 12
emitters 12-14
energy management 200, 203-204, 362
Energy Star label 121, 204
Enhanced Data Rate GSM Evolution (EDGE) 126
equivalent series resistor 52-53, 103-104
Excel programs 211
Executive Order 13221204

## F

Fairchild Semiconductor 1, 4-6
FAN2501 143
FAN2534 145
FAN4803 113, 118, 187
FAN5009 23, 167
FAN5019 23, 167
FAN5063 168
FAN5066 183
FAN5068 183
FAN5092 108, 116, 196-197
FAN5093 76-79, 167
FAN5193 167
FAN5234 143
FAN5236 183-184, 188-190, 197
FAN5301 81
FAN5307 144-145
FAN5613 135, 151
FAN8702 214-216
fast chargers 98-99
FCPIIN60 SuperFET 22
FDB6035AL discrete DMOS 116, 197
FDB6676S discrete DMOS 116, 197
FDD6296 high side MOSFET
DPAK 23
FDD8896 low side MOSFET
DPAK 23
FDS6612A N-channel device 98
FDW2508D transistor 132, 138
FDW2508P transistor 132
FDZ299P 143
FDZ5047N 23
FDZ7064S 23
feature phones 148,362
flash memory 132
flip-flop 164, 362
fly-back converters 362
flyback converters 64-66
FM3570 137
forward converters 113,363
forward diode drop 51
foundry houses 363
FPS Design Assistant 122
FQP9N50 transistors 116
fractional band-gap voltage reference 44-45
free electrons 10-11
front system bus (FSB) 178
FSC-FETBench 211
FSD2 10 power switcher 122
FSDH0165 139
FSDH565 offline adapter charger 151
fuel cells 133, 156, 209
fuel gauging 131-132, 137
full load operation 83
full off 47
full on 46

## G

gain/voltage limiter 83
gallium 11
gates 15-16
General Packet Radio Service (GPRS) 126
GLIMIT 83
global positioning systems (GPSs) 134
Global System Mobile (GSM) 126
green mode 363
green power 203-204, 363

## H

HIIA817 opto-coupler 168
H11A817A opto-coupler 173
handsets 139-141
low dropouts (LDOs) 141
mainboard 140
power management units
(PMUs) 140-141
hard disk drives 142,216
harmonic limits 108-110
health care products $199-200$
heat pipes 206
heat transport 206-207
heatsink 206, 363
high side MOSFETs 73
holes 11
hot plate 209
hysteretic comparator 82,363

I/O hub (IOH) 162
I2CBus 141
IEC 6100-2-3 standard 108
indium 11
inductors 184
inherently fast circuit 364
input capacitors 62
input conductors 61-62
input filters 61
integrated circuits 10-19
bipolar transistors 10-14
CMOS transistors 17
components of 10
definition of 364
diodes 10-14
DMOS transistors 16-17
monollithic regulators 18
packaging 18-19
passive components 17
Integrated Injection Logic (I2L) logic gates 102
Intel Mobile Voltage Positioning (IMVP) 170
interleaved multiphase regulation 364
interleaving 76, 364
inverting inputs 36
iSuppli 139

## J

JESD79-2A 178
junctions 12

## K

KA431 voltage reference 173
KA5H0365 offline converter 191, 198
KA7405D dual motor driver 151
keypad boards 136
kirk effect 364
leading edge 364
leading edge modulation 72, 72, 364
Li+ batteries 153, 155, 216
light load operation 82
light-emitting diodes (LEDs) 134-135, 148-150
line current 115
linear circuits 48-49
linear regulators 182, 198
linear voltage regulators 46-48
liquid-crystal display (LCD) 135
logic devices 176
loop gain 39-41
low dropouts (LDOs) 141, 364
low side MOSFETs 72-73, 189

## M

main boards 136-137
master clock (MCK) 176
maximum duty cycle 75
memory channel hub (MCH) 162, 178
memory stick 153
memory voltages 159
mesa 365
mesa gain 60
mesa process 4
metal-oxide-semiconductor (MOS) transistors 15-16, 30-31
MICRO-CAP simulator 211
microcontroller hub (MCH) 159
microcontroller-based control architecture 100, 365
microcontrollers 146-150
die 147-148
illumination system 148-150
processing requirements 148
microprocessors 87
Mini SDs (Security Data) 153
ML4803 controller 108
ML4823 controller 195
mobile chargers $97-99$
controllers 97
data conversion 98
discrete DMOS transistors 98
efficiency of 97-98
fast chargers 98-99
smart battery system 98-99
models 212
modulator ramp voltage 115
monolithic buck converters 79-87
behavioral model 82
comparator 83
design methodology 79-80
FAN5301 81
full load operation 83
light load operation 82
one shot 83
over-current 83
timing 86-87
See also buck converters
monolithic regulators 18
Montecito CPU 5
Moore, Gordon 1
Moore's law 1-2, 20, 80
motherboards 163, 166-168
notebook computers 171-173
Pentium IV systems 171-173
power management 166-169
voltage regulators 201-202
motor drivers 213-217
motors 214
multiphase buck converters 176-177
multiphase interleaved buck converter 365

N

NAND gate 67, 365
NC7SP00 dual NAND gate 155
NC7SP74 flip-flop 155
NDS8435A 98
NDS9435A 98
negative temperature gradient 206
negative-channel metal oxide semiconductor (N-MOS) 366
non-inverting inputs 36
North Bridge regulator 159, 162
notebook AC-DC adapters 173
notebook battery chargers 97-99
controllers 97
data conversion 98
discrete DMOS transistors 98
efficiency of 97-98
fast chargers 98-99
smart battery system 98-99
notebook systems 168-172
battery life 168
clock speed 171,202
form factor 169
Intel Mobile Voltage Positioning (IMVP) 170
light load operation 171, 201
motherboards 171-173
NP junction 12
NPN transistors 26-27
construction of 12-14
differential input stage 33
differential-to-single stage 34
NSC-Web-Bench 211
N-type materials 10-11, 365

## 0

offline control 108-110
offline power architectures 107-118
future trends 118
harmonic limits 108-110
offline control 108-110
power factor correction 115-116
offline power silicon 115-116
offline voltage regulators 202-203
ohmic losses 55
one shot 83
open loop gain 38-39, 63
operational amplifiers 35-41
AC open loop gain 39-41
CMOS 37
DC open loop gain 38-39
inverting and non-inverting inputs 36
rail-to-rail output operation 37
symbols and configurations 38
opto-couplers 65
organic LEDs 153-156
oscillation 40
output capacitors 52
output voltage 58, 164
overcharging 131
over-current 83

## P

packaging 18-19
pass element 46
pass transistors 82
passive components 17, 366
passive cooling 206
passive droop 164
peak current-mode control 72
definition of 366
frequency of operation 74
transient response 75-76
peak-to-peak ripple current 51
Peltier arrays 209-210
Pentium chips 2-3, 157
Pentium III systems 158-160
CPU regulator 159
memory configuration 160
voltage regulators 158-159
Pentium IV systems 160-173
desktop systems 162-168 current sensing 166
duty cycle 162-164
dynamic voltage
adjustment 164-166
motherboards 166-168
output voltage 164
silver box 168
notebook systems 168-172
clock speed 171
Intel Mobile Voltage Positioning (IMVP) 170
light load operation 171
motherboards 171-173
power consumption 8, 161-162
periodic table 10-11
phosphorus 11
photoflash 148
planar power MOSFETs 21-22
planar transistor 4, 20
plug and play devices 156

PN junction 12
PNP transistor 12-14
PNP transistors 27
point of load (POL) 103
point of load (POL) regulator 174
Portelligent 153
positive-channel metal oxide semiconductor (P-MOS) 366
power dissipation 119-120, 182, 205
power factor 108, 202-203
power factor correction 115-116
architecture for 111-112
control loops 114
controller architecture 113-115
and harmonic limits 108-109
offline power silicon 115-116
in offline voltage regulators 202-203
pulse width modulation (PWM) implementation 113
power management 9
DDR memories 178-179
definition of 366
discrete transistors 20-23
integrated circuits $10-19$
metal-oxide-semiconductor (MOS)
transistors 15-16
protocols 200-205
set-top boxes 186-192
trends in 24
wireless devices 126-134
power management chips 134
power management units (PMUs) 140-141
analog components 102
barriers to up-integration 143
building blocks 143
CPU regulator 144-145
low dropout block 145-146
microcontrollers 146-150
power MOSFETs 21-23
conduction losses 21
planar 21-22, 22-23
switching losses 21
trench 22-23
Power Save mode 144
power supplies 174
power train 50-52, 55-56
PowerNow 137, 171, 202
PowerTrenchTM transistor 6-7
private branch office (PBX) 193
protection electronics 131
PSPICE 83-85
P-type materials 11, 366
public switch telephone network (PSTN) 193
pulse frequency modulation (PFM) 101
Pulse Skip mode 144
pulse skipping modulation 144
pulse width modulation (PWM) 100, 101, 113
PWM controller 367

## 0

QTLP60IC-EB LED 136

## R

rail-to-rail output operation 37
RAL-UZ 78 standard 204
RAMBUS voltage regulator 159
ramp voltage 115
RC1585 linear regulator 198
RC1587 linear regulator 198
RC5051 integrated circuit 6-8
RC5058 power management chipset 160
RC5060 power management chipset 160
reference voltage 58, 179-180, 367
resistance $28,28-29$
resistors 184
RGB display modules 148-150
ripples 111-112, 176-177

## S

Samsung Digimax V50 digital camera 216
SenseFET lateral DMOS
transistor 122
serial bus 367
series resistance 51,164
set-reset flip-flop logic device 4,68 , 367
set-top boxes 185-192
architecture 185
high-power 186-189
AC-DC conversion 187
DC-DC conversion 187-189
low-power 190-191
AC-DC conversion 190
DC-DC conversion 191
power management 186-192
SGRN204060 151
Shockley, William 4
silicon 10-11
silicon junction 209
silicon on insulator (SOI) technology 205
silver box 159, 168, 204, 367
SIMPLIS 212
simulation tools 211-212
single data random access memory (SDRAM) 178
sinkers 17
smart battery system 98-99
smart ICs 126, 367
smart phones 125
AC adapters 138-139
battery packs 137-138
block diagram 135
defined 368
display boards 135
keypad boards 136
main boards 136-137
subsystems 134
system partitioning 135
snub network 368
solid state transistor 4
solid-state memory cards 153
South Bridge 162
Spectre 83-85
SPECTRUM-SOFT 211
SpeedStep 137, 171, 202
SPICE (Simulation Program with Integrated Circuit
Emphasis) 80, 83-85, 212

SPICE deck 368
SRAM voltage regulator 159
step motor 214
step-down regulators 176
Sterling refrigerators 210
sweet points 97,368
switch mode 46, 368
switching circuits 48-49
switching losses 21
switching regulators 49
analog modulators 56-57
block diagrams 58
control loop 58-61
vs. linear regulators 182
power train 50-52

## T

telecom power distribution 174-175
temperature coefficients 41-42
termination voltage 178-180
termination voltage regulator 159
thermal voltage 29
thermistor 209
thermocouple 209
thermoelectric cooling 209-210
Time Division Multiple Access (TDMA) 139
time to market 369
TinyLogic ${ }^{(B)}$ devices 155
total harmonic distortion (THD) 108, 202-203
trailing edge 369
trailing edge modulation $72,115,369$
trans-conductance 33
trans-conductance gain 27-28
transfer energy 65
transformers 64-65
transient response 52-53, 75-76
transistors 26-31
as transfer resistor 28-29
development of 4-7
equations 29-30
MOS vs. bipolar 30-31
NPN 26-27
PNP 27
trans-conductance 27-28
trench MOSFETs 22-23

## U

uA702 amplifier 5
UF4005 diodes 116
Ultra Low Power TinyLogic ${ }^{\circledR}$ devices 155
uninterruptible power supply (UPS) 194

## v

valley control 71-79
architecture 165
current sensing 72-73
FAN5093 76-79
maximum frequency of operation 73-75
peak current-mode 72
transient response 75-76
valley current-mode 72
valley current-mode control 72
definition of 369
frequency of operation 74-75
transient response 75-76
very large scale integration (VLSI) 3
video streaming 139
virtual ground 39
virtual prototype 79, 369
Visual Basic programs 211
voltage droop 54
voltage identification codes (VIDs) 100
voltage positioning 201
voltage rails 175
voltage references 41-45
band-gap 44
building 42-44
fractional band-gap 44-45
negative temperature coefficient 41-42
positive temperature coefficient 41
voltage regulator down (VRD) 174
voltage regulator module (VRM) 2, 174, 201
voltage regulators 46-48
duall 159
memory 159
minimum features 134
motherboard 201-202
offline 202-203
Pentium III systems 158-159

## W

wall adapters 129
web-based design tools 211-212
Excel programs 211
models 212
simulation tools 211-212
Visual Basic programs 211
white LEDs 148, 153
wide area network (WAN) 193
Wideband Code Division Multiple
Access (WCDMA) 126, 139

Widlar circuit 41
Widlar voltage reference 44
wireless communication 125-126
wireless handheld devices 129-131
chargers 131
convergence 132-133
fuel gauging 131-132
future architectures 133-134
protection electronics 131
semiconductor components 129

## X

xenon lamp 151
$Z$
zeros 369


[^0]:    www.fairchildsemi com

[^1]:    ACE 1502 Product Family Rev. 17

